▍1. 实用的程序代码,希望对大家有用,已经调试通过
实用的程序代码,希望对大家有用,已经调试通过-Practical program code, in the hope that useful to everybody, has debugging through
实用的程序代码,希望对大家有用,已经调试通过-Practical program code, in the hope that useful to everybody, has debugging through
UART 源码 (lattice version)-UART source (lattice version)
页面置换算法中的三种算法相关程序代码 FIFO LUR OPT-yemianzhihuansuanfa
代码使用应用于 FPGA的VHDL代码,主要是告诉大家时序逻辑和组合逻辑的应用场合和区别,希望能够对大家有所帮助
序列检测VHDL源代码,ATERA平台编译。详细的报表说明和模拟源代码。
9对于输入密码锁的键,假设复位后七个灯显示" 0",使用sw1、sw2、sw3、sw4 4,只需按下并松开任意sw1、sw2键,使七个灯显示值加" 1",只要按下并松开任意sw3、sw4,将使七个灯显示值加" 2"
曼彻斯特编解码 Xilinx提供的VHDL的源代码-Manchester codec Xilinx provide VHDL source code
the booth algorithm to implement the 32bits multiplication.-the booth algorithm to implement the 32bit "s multiplication.
我上期做的VHDL设计方案,用于在FPGA或CPLD中实现HDB3的编码-I do view on the VHDL design options for the CPLD or FPGA to achieve HDB3 code
坦克大战的演示程序 ,实现了基本的人机交互-Battle City demonstration program to achieve the basic human-computer interaction
常用的锁相环技术,此程序是我在设计高频电路中运用的,具体见程序,经调试无问题-Commonly used phase-locked loop technology, this program is in the design I used in high-frequency circuits, see the specific procedures, no problem by debugging
verilog分频器代码 分为偶数倍分频和奇数倍分频两个verilog源文件 附带一个说明文档-divider verilog code for multiple sub-divided into even and odd frequency divider several times with a two verilog source files documentation
verilog例子,有130多个,值得参考,新手很有帮助-Verilog example, there are more than 130, it is also useful, very helpful to novice
基于FPGA,实现了移位除法的功能,程序接口简单,十分好用,已经验证。-Based on the FPGA, to achieve the division of functional shift, the program interface is simple, very easy to use, has already been verified.
a code to display in VGA using VHDL lang
用vhdl编写的简易电子中设计,经过测试成功,且用记事本上载,无需阅读器进行阅读。-Use of VHDL in the preparation of simple electronic design, has been tested successfully, and use Notepad to upload without reader reading.
SDRAM的vegilog代码,做一个SDRAM的封装成为SRAM一样进行操作。一个顶层文件下由三个模块-SDRAM
vhdl,序列信号检测模块,此模块检测1110010,可改为任意序列,输出电位为1为检测出,否则为0-vhdl, sequence of signal detection module, this module testing 1.11001 million, can be changed to an arbitrary sequence, the output potential of an as detected, otherwise 0