登录
首页 » VHDL » UART的源(格版)

UART的源(格版)

于 2022-10-19 发布 文件大小:85.10 kB
0 160
下载积分: 2 下载次数: 1

代码说明:

UART 源码 (lattice version)-UART source (lattice version)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • main
    完整的GMSK调制及维特比译码,程序中包括了高斯滤波器的设计,调制相位的计算,并采用了维特比译码算法解调出原始码元,最后计算了其误码率。(Complete GMSK modulation and Viterbi decoding, the program includes a Gaussian filter design, the calculation of the phase modulation, and uses the Viterbi algorithm demodulates the source element, the final calculation of the bit error rate.)
    2020-11-03 16:19:54下载
    积分:1
  • TFT_LCD_ASIC_implement
    说明:  彩色TFT液晶显示控制电路设计及其ASIC实现(TFT color LCD control circuit design and ASIC realization)
    2008-10-25 15:11:10下载
    积分:1
  • DA(AD768)
    AD768产生锯齿波的源码,DA转化的最基本操作。(AD768 sawtooth source code, the basic operation of DA conversion.)
    2014-03-19 09:39:54下载
    积分:1
  • generateCAcode
    gps C/A码生成 生成gps32颗卫星伪码,方便,经过测试(gps C/A code generation to generate pseudo-code satellites gps32, convenient and tested)
    2021-05-13 04:30:02下载
    积分:1
  • verilog编写随机数产生源程序,在硬件电路设计中应用广泛。本程序是在LFSR and a CASR 基础上实现的...
    verilog编写随机数产生源程序,在硬件电路设计中应用广泛。本程序是在LFSR and a CASR 基础上实现的-random number generator to prepare Verilog source code, in the hardware circuit design applications. This procedure is in the LFSR and a CASR based on the
    2023-03-24 01:00:04下载
    积分:1
  • FPGA
    数字钟的VHDL语言程序,包含了好几个模块,是毕业设计的优秀程序,值得下载!(VHDL language program of digital clock, contains several modules, is an excellent program, graduation design is worth to download!)
    2015-08-31 21:07:44下载
    积分:1
  • 色彩空间转换硬件实现,用于图像处理,编码,解码部分
    色彩空间转换硬件实现,用于图像处理,编码,解码部分-Color space conversion hardware for image processing, encoding, decoding part of the
    2022-09-14 12:00:03下载
    积分:1
  • USART
    基于USART的ARM与FPGA通信实验(Based on the ARM and FPGA communication experiment of USART )
    2017-04-15 16:58:30下载
    积分:1
  • Flash-Memory-RAM
    周立功Fusion StartKit,fpga开发板的实验例程,Flash Memory初始化RAM实验(ZLG Fusion StartKit, fpga development board test routines Flash Memory Initialize RAM experiments)
    2013-03-07 20:36:48下载
    积分:1
  • VerilogHDL.自动增益控制模块中产生控制电压的部分
    VerilogHDL.自动增益控制模块中产生控制电压的部分-VerilogHDL. Automatic Gain Control Module have some control voltage
    2022-06-19 20:17:38下载
    积分:1
  • 696518资源总数
  • 106245会员总数
  • 18今日下载