登录
首页 » VHDL » 曼彻斯特编解码 Xilinx提供的VHDL的源代码

曼彻斯特编解码 Xilinx提供的VHDL的源代码

于 2022-10-16 发布 文件大小:10.36 kB
0 119
下载积分: 2 下载次数: 1

代码说明:

曼彻斯特编解码 Xilinx提供的VHDL的源代码-Manchester codec Xilinx provide VHDL source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ov7670_sdram_vga_sobel
    基于OV7670采集,SDRAM缓存,sobel处理,VGA显示的工程,内有全部代码,基于QUARTUS开发板实现。 FPGA 边缘检测(Based on OV7670 acquisition, SDRAM cache, sobel processing, VGA display project, with all the code, based on QUARTUS development board. FPGA edge detection)
    2019-04-23 17:31:00下载
    积分:1
  • liyuanlnx_IP_PLL
    FPGA锁相环实验: 顶层文件加底层IP文件构成 top中例化ip核pll(Experiment of Phase-Locked Loop Based on FPGA)
    2020-06-22 04:00:01下载
    积分:1
  • MAX262
    MAX262是一款可程控滤波芯片,该是它的英文数据手册.(MAX262 is a programmable filter chip, which is its data sheet in English.)
    2007-08-14 16:32:01下载
    积分:1
  • VGA_test
    vga很好的学习材料,测试程序,欢迎下载(vga good learning materials, testing procedures, please download)
    2010-08-17 22:32:45下载
    积分:1
  • making a simple clock using altera vhdl
    making a simple clock using altera vhdl
    2022-04-16 21:53:47下载
    积分:1
  • ytupn
    Very suitable for the study using computer vision, Analysis of the signal time domain, frequency domain, cepstrum, cyclic spectrum, etc. The performance of the program has reached a high level.
    2017-09-02 18:07:13下载
    积分:1
  • VHDLDesignandFPGAImplementationofLDPCDecode
    说明:  一篇关于LDPC解码算法的FPGA用VHDL实现的PDF文件,老外写的,还可以,可以参考,欢迎大家下载!(A PDF about the FPGA implementation of LDPC algorithm, written by foreigners, but also, you can refer to, welcome to download!)
    2020-03-23 20:33:51下载
    积分:1
  • verilog_curr_design
    说明:  实现中采用 Verilog HDL 描述、 ModelSim 进行功能仿真、 Quartus II 进行逻辑综合和适配下载(Design of table tennis game machine)
    2020-07-16 21:49:36下载
    积分:1
  • regheap
    该模块实现一个寄存器堆的操作,其中前16个仅主机能写,规给为32-bit×32。后16个仅Micorblaze能写。读取没有限制。如果双方同时对同一地址进行读写操作,读回的数将是全1。(This module implement a register file of the operation, of which the first host 16 is only able to write rules to the 32-bit × 32. Micorblaze only 16 after the write. There is no limit to read. If the two sides at the same time to read and write operations to the same address, read back would have been a full one.)
    2009-12-10 15:39:59下载
    积分:1
  • gtx
    ip core of the transceiver gtx
    2019-04-02 00:10:03下载
    积分:1
  • 696518资源总数
  • 106253会员总数
  • 14今日下载