登录
首页 » VHDL » VHDL tutorial for self studying

VHDL tutorial for self studying

于 2022-08-16 发布 文件大小:49.05 kB
0 125
下载积分: 2 下载次数: 1

代码说明:

VHDL tutorial for self studying

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于任意波形发生器的实现可编程逻辑器件…
    基于可编程逻辑器件实现任意波形发生器VHDL源代码-Programmable logic device based on the arbitrary waveform generator implementation VHDL source code
    2023-05-09 22:45:03下载
    积分:1
  • code
    浙江大学体系结构实验代码 实现流水线的forwarding(Architecture, Zhejiang University Experimental code pipeline forwarding)
    2020-09-26 11:57:46下载
    积分:1
  • pedometer
    本文设计了基于加速度传感器的计步器,并通过仿真以及实际调试得到了相应的结果的记录。本实验首先通过加速度传感器检测目标物体的运动,产生脉冲,将脉冲放大后经过施密特触发器整型为方波,并给出了方波的调试电路图。然后编写程序,利用D触发器检测方波的上升沿,当上升沿到来时,计数,并对十位、个位分别编码,然后由使能信号交替控制数码管输出结果。本文给出了仿真以及调试的程序、结果。(This article is designed pedometer-based acceleration sensor and the corresponding results recorded by simulation and debugging. The experiments by first acceleration sensor detects the movement of the target object, generates a pulse, the pulse amplification is a square wave after the Schmitt trigger integer, and gives the the debug circuit diagram of a square wave. Then write procedures, the use of the rising edge of the detection of the square wave of the D flip-flop, when the rising edge, the count, and ten bits are encoded, and then alternately by the enable signal output of the digital control. In this paper, a simulation and debugging procedures, results.)
    2013-03-13 08:58:22下载
    积分:1
  • dianzhen
    如果需要用verilog设计一项比较简单的功能,那么这个浅显易懂的程序能让你很快明白点阵的设计方法,尤其是对那些初学者(If you need to use a relatively simple verilog design features, then this easy to understand design of the program allows you to quickly understand the lattice method, especially for those who are beginners)
    2014-01-16 16:13:53下载
    积分:1
  • LMS算法从opencourse
    本文详细介绍了我们的电气工程项目;
    2022-03-01 15:10:31下载
    积分:1
  • Kay_algorithm
    QPSK调制的载波频偏估计,是一个可以调用的函数。接收端进行了一系列的处理。经典的Kay法(QPSK-carrier frequence offset estimation_ kay )
    2013-03-18 14:36:29下载
    积分:1
  • FMCOS
    复旦cpu COS
    2015-12-23 15:53:42下载
    积分:1
  • ssi_tx
    VHDL同步串口发送部分,基于Xilinx ISE的编程平台(synchronous serial port sending part on VHDL)
    2021-01-18 20:08:43下载
    积分:1
  • 加扰器解扰器设计
    加扰器解扰器设计,组合逻辑电路可以选用下述不同的逻辑类型来实现:互补CMOS结构、有比电路、差 分共源-共栅电压开关逻辑(DCVSL),传输门逻辑、互补传输晶体管逻辑(CPL)或动态电 路结构,也可以是以上不同类型结构的混合。(Scrambler/ descrambler design)
    2018-08-29 10:52:46下载
    积分:1
  • 明德扬科教之Gvim_20170511
    说明:  FPGA核心板EP4CE10F17C8电路原理图(Circuit schematic diagram of EP4CE10F17C8 core board of FPGA)
    2021-04-14 19:58:55下载
    积分:1
  • 696518资源总数
  • 106235会员总数
  • 12今日下载