-
verilog实现的“状态机实现AD574数模转换”
verilog实现的“状态机实现AD574数模转换”-verilog to achieve a " state machine to achieve AD574 digital-analog conversion"
- 2023-01-02 18:45:07下载
- 积分：1
-
ExpectedBoardDetails1.txt
Use full for knowing board details while making projects on FPGA and matlab simulations
- 2013-11-20 17:47:58下载
- 积分：1
-
cadence verilog reference
cadence verilog reference
- 2022-04-20 18:08:11下载
- 积分：1
-
Embedded System multiplier test report including source code language used VHDl
嵌入式系统的乘法器试验报告 包括源代码 用VHDl语言编写-Embedded System multiplier test report including source code language used VHDl
- 2022-03-26 04:15:28下载
- 积分：1
-
IPSO
i have coding for verilogHDL and VHDL. so please i want know that coding..
- 2012-04-24 01:01:07下载
- 积分：1
-
8255参考设计VHDL源代码
8255参考设计VHDL源代码-The sound code of 8255 reference design based on VHDL
- 2022-05-31 03:46:31下载
- 积分：1
-
deng
HDL verilog 电子密码锁 输入错误后有报警 输入正确后有提示(HDL Verilog electronic code lock input errors have prompted alarm input is correct)
- 2012-06-27 19:25:53下载
- 积分：1
-
VHDL source VHDL source VHDL source
VHDL源码 VHDL源码 -VHDL source VHDL source VHDL source
- 2022-01-26 18:08:58下载
- 积分：1
-
testbench(xilinx)
Testbench 不仅要产生激励也就是输入，还要验证响应也就是输出。当然也可以只产生
激励，然后通过波形窗口通过人工的方法去验证波形，这种方法只能适用于小规模的设计(The Testbench not only to generate incentives to input, verify that the response is output. Of course, can only produce
Incentive, and then the waveform by the waveform window by artificial means to verify, this method is only applicable to small-scale design)
- 2012-04-18 16:08:25下载
- 积分：1
-
10_ImageEdge
基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像边缘提取(System Generator based image processing engineering, multimedia processing FPGA implementation source code, image edge extraction)
- 2020-10-23 20:27:22下载
- 积分：1
