-
用状态机实现一序列检测器，即检测到串行码{1110010}后，检测器输出1，否则输出0；...
用状态机实现一序列检测器，即检测到串行码{1110010}后，检测器输出1，否则输出0；
-State machine used to achieve one sequence detector, which detects the serial code (1110010), the detector output 1, otherwise output 0
- 2022-02-05 19:06:27下载
- 积分：1
-
AD9250 204b Verilog源码
说明： AD9250是一款双通道14位ADC，最高采样速率250 MSPS，JESD204B Subclass 0或Subclass 1编码串行数字输出(The ad9250 is a dual channel 14 bit ADC with a maximum sampling rate of 250 MSPs and jesd204b sub class 0 or sub class 1 coded serial digital output)
- 2021-04-14 11:01:55下载
- 积分：1
-
uart-for-fpga
Simple UART for FPGA is UART (Universal Asynchronous Receiver & Transmitter) controller for serial communication with an FPGA. The UART controller was implemented using VHDL 93 and is applicable to any FPGA.
Simple UART for FPGA requires: 1 start bit, 8 data bits, 1 stop bit!
The UART controller was simulated and tested in hardware.
- 2020-06-24 22:00:02下载
- 积分：1
-
canny
说明： canny 边缘检测基于梯度直方图的自适应阈值verilog实现(Canny edge detection based on gradient histogram adaptive threshold Verilog implementation)
- 2021-04-12 14:48:57下载
- 积分：1
-
costas
载波同步，costas环，基于Verilog的载波同步环(Carrier synchronization, costas ring, based on Verilog carrier synchronization ring
)
- 2021-03-05 13:09:31下载
- 积分：1
-
led 点阵显示led――rom实现，功能模块分离 就爱可根据卡加大公开吉安市贷款给经济...
led 点阵显示led――rom实现，功能模块分离 就爱可根据卡加大公开吉安市贷款给经济 -led dot matrix display led-- rom realized, functional modules can be separated on the basis love Cagayan open to the public Ji"an City loans to the economy
- 2022-04-18 05:01:17下载
- 积分：1
-
基于nios ii 控制altera de1 开发板上iic总线实现与at24c02通信
基于nios ii 控制altera de1 开发板上iic总线实现与at24c02通信-Based on nios ii controlled altera de1 Development Board iic bus for communication with the at24c02
- 2022-03-16 00:16:13下载
- 积分：1
-
ref-sdr-sdram-verilog
sdram控制器的开发程序，还有文档，可以参考以下(SDRAM controller development process, there is a document, you can refer to the following)
- 2008-06-13 22:15:41下载
- 积分：1
-
IIC
fpga实现的IIC通信的例程，注释很详细(fpga implementation of serial communication routines, comments in great detail)
- 2021-03-24 16:29:15下载
- 积分：1
-
rs232
基于 hdl语言的re232通信实验的设计，程序简单明了，一学就会(rs232 communication)
- 2012-03-26 21:41:47下载
- 积分：1
