登录
首页 » VHDL » 设计与验证Verilog_实例,经典的HDl书籍,强烈推荐

设计与验证Verilog_实例,经典的HDl书籍,强烈推荐

于 2022-04-23 发布 文件大小:1.79 MB
0 67
下载积分: 2 下载次数: 1

代码说明:

设计与验证Verilog_实例,经典的HDl书籍,强烈推荐-Design and verification Verilog_ examples Hdl classic books, strongly recommend

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • spi_src
    说明:  在FPGA上实现CAN总线SPI接口通信,使用Verilog语言(Realize SPI interface communication of CAN bus on FPGA, using Verilog language)
    2019-06-26 16:15:45下载
    积分:1
  • 它执行浮点运算单元
    it performs the floating point arithmetic unit
    2022-08-09 12:14:10下载
    积分:1
  • Digital Design and Modeling with VHDL and Synthesis
    Digital Design and Modeling with VHDL and Synthesis
    2023-06-22 18:35:14下载
    积分:1
  • wide_cbf
    宽带波束形成,设计FIR滤波器系数。带宽为500Hz--700Hz,采样率为3000Hz,对白噪声序列进行滤波,即得到有限带宽的宽带时域信号(Broadband beamforming design FIR filter coefficients. Bandwidth of 500Hz- 700Hz, sampling rate of 3000Hz, filtered white noise sequence, ie limited bandwidth broadband time domain signal)
    2013-03-19 09:40:45下载
    积分:1
  • serial port simulated programme of lattice
    lattice的串口仿真的程序- serial port simulated programme of lattice
    2023-04-29 09:40:03下载
    积分:1
  • 用verilog编写的乒乓球游戏,内带ps2,VGA驱动,下载到spantan3开发板上即可使用(原创)...
    用verilog编写的乒乓球游戏,内带ps2,VGA驱动,下载到spantan3开发板上即可使用(原创)-Prepared using Verilog table tennis game, with band ps2, VGA driver, download to spantan3 development board to use (original)
    2023-07-23 17:15:04下载
    积分:1
  • NN-using-FPGA
    thesis about design and implementation neural network using FPGA
    2013-12-29 16:23:52下载
    积分:1
  • lab4
    xilinx 的edk软件的应用软件开发入门 (xilinx edk)
    2010-08-05 00:56:59下载
    积分:1
  • lacp
    lacp代码,可以参照学习Lacp协议的相关状态机等知识(LACP code, can refer to the relevant state machine learning knowledge of Lacp protocol)
    2014-12-09 17:14:11下载
    积分:1
  • //led.v /*
    //led.v /*------------------------------------- LED显示模块:led(CLK,AF,ADDR,DATA) 功能: 显示 注意事项: 8位LED 参数: CLK:扫妙时钟输入,推荐1kHz AF:数码管输出,a~h ADDR:数码管选择位数出,0~2 DATA:显示数据输入0~9999 9999 编写人: 黄道斌 编写日期: 2006/07/13 -------------------------------------*/-//led.v /*------------------------------------- LED Display Module : led (CLK, AF, ADDR. DATA) function : to show : 8 LED parameters : CLK : So Wonderful clock input, Suggest 1kHz AF : digital tube output, a ~ h ADDR : digital control options from the median, 0 ~ 2 DATA : data show that the importation of 0 ~ 9999 9999 prepared : Huang Daobin preparation date : 2006/07/13-------------------------------------*/
    2022-06-03 00:26:09下载
    积分:1
  • 696518资源总数
  • 104388会员总数
  • 18今日下载