登录
首页 » VHDL » //led.v /*

//led.v /*

于 2022-06-03 发布 文件大小:1.71 kB
0 69
下载积分: 2 下载次数: 1

代码说明:

//led.v /*------------------------------------- LED显示模块:led(CLK,AF,ADDR,DATA) 功能: 显示 注意事项: 8位LED 参数: CLK:扫妙时钟输入,推荐1kHz AF:数码管输出,a~h ADDR:数码管选择位数出,0~2 DATA:显示数据输入0~9999 9999 编写人: 黄道斌 编写日期: 2006/07/13 -------------------------------------*/-//led.v /*------------------------------------- LED Display Module : led (CLK, AF, ADDR. DATA) function : to show : 8 LED parameters : CLK : So Wonderful clock input, Suggest 1kHz AF : digital tube output, a ~ h ADDR : digital control options from the median, 0 ~ 2 DATA : data show that the importation of 0 ~ 9999 9999 prepared : Huang Daobin preparation date : 2006/07/13-------------------------------------*/

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • my_digital_clock
    数字钟,数字电子技术课程设计常用内容,基于basys3平台(Digital clock, digital electronic technology curriculum design commonly used, based on the basys3 platform)
    2015-06-25 19:59:57下载
    积分:1
  • DAC1220
    高精度直流信号源,DAC1220,20位分辨率,双极性输出(High-precision DC source, DAC1220,20 bit resolution, bipolar output)
    2021-02-28 16:29:35下载
    积分:1
  • rs232
    用Verilog语言实现了UART串行通信协议(Verilog language used to achieve a UART serial communication protocol)
    2015-08-21 20:26:16下载
    积分:1
  • 422
    串口收发,实现可调波特率的串口通信,verilog源码(Serial port and transceiver)
    2021-04-07 15:19:01下载
    积分:1
  • Xilinx ISE 8.2i s license
    Xilinx ISE 8.2i的license-Xilinx ISE 8.2i s license
    2023-06-08 10:45:03下载
    积分:1
  • iic的代码,是工程文件来的,是XILINX的,来自开源的
    iic的代码,是工程文件来的,是XILINX的,来自开源的-IIC
    2023-01-11 10:05:04下载
    积分:1
  • uart-for-fpga
    说明:  Simple UART for FPGA is UART (Universal Asynchronous Receiver & Transmitter) controller for serial communication with an FPGA. The UART controller was implemented using VHDL 93 and is applicable to any FPGA. Simple UART for FPGA requires: 1 start bit, 8 data bits, 1 stop bit! The UART controller was simulated and tested in hardware.
    2020-06-24 22:00:02下载
    积分:1
  • Pipeline-2
    Pipeline processor verilog components
    2012-12-21 17:53:18下载
    积分:1
  • 数字信号处理的FPGA实现(第4版)源码
    数字信号处理的FPGA实现(第4版)的配套源码,极具参考价值。(The source code of the realization of digital signal processing on FPGA (4th edition) is of great reference value.)
    2021-01-16 23:08:50下载
    积分:1
  • or2a
    使用vhdl语言设计一位全加器,在仪器上下载并实现LED灯的闪亮(A full adder design)
    2013-09-26 18:24:15下载
    积分:1
  • 696518资源总数
  • 104441会员总数
  • 19今日下载