登录
首页 » VHDL » 一个cpu的vhdl语言程序。非常好的 一个cpu的vhdl语言程序。非常好的...

一个cpu的vhdl语言程序。非常好的 一个cpu的vhdl语言程序。非常好的...

于 2022-03-24 发布 文件大小:92.62 kB
0 62
下载积分: 2 下载次数: 1

代码说明:

一个cpu的vhdl语言程序。非常好的 一个cpu的vhdl语言程序。非常好的-A cpu of the VHDL language program. A very good cpu the VHDL language program. Very good

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FXY
    FPGA做波形发生器,产生8种波形,包括三角波,正弦波,锯齿波,方波等。(FPGA is used as waveform generator,Generate 8 waveforms, including triangle, sine, sawtooth, square, etc.)
    2019-07-16 16:01:45下载
    积分:1
  • vsim
    flii adder wave form 3
    2015-04-27 20:02:44下载
    积分:1
  • intelmirco
    INTEL 微处理器 第八版 答案 从第二章开始,奇数偶数的答案都有。(INTEL microprocessor eighth edition answer from the beginning of the second chapter, the answer has odd and even.)
    2021-01-19 02:38:43下载
    积分:1
  • 用VHDL硬件描述语言实现的对FPGA(Cyclone II)的配置的VHDL源代码。...
    用VHDL硬件描述语言实现的对FPGA(Cyclone II)的配置的VHDL源代码。-VHDL hardware description language for FPGA (Cyclone II) configurations VHDL source code.
    2022-07-11 15:27:50下载
    积分:1
  • matlab-gmsk
    基于matlab和vhdl的通信原理gmsk调制算法,主要包括GMSK相位路径的计算,GMSK眼图的仿真以验证相位计算的正确性,正余弦表的量化及bin文件的生成,以及用VHDL硬件语言所描述的基于EPM7128的地址逻辑.(Matlab and vhdl based on the principle gmsk Modulation of communication, including GMSK phase path calculation, GMSK eye diagrams of the simulation to verify the correctness of the phase calculation, is the cosine table generating quantitative and bin files, and using VHDL hardware description language logic based on the address of EPM7128.)
    2020-12-19 10:39:10下载
    积分:1
  • MX25L6445E--Verilog--v1.18
    MX25L6445E开发时间,Verilog语言(MX25L6445E development time, Verilog language)
    2011-07-20 15:11:31下载
    积分:1
  • 一些较为经典的VHDL代码,专注于信号分析与检测方面
    一些较为经典的VHDL代码,专注于信号分析与检测方面-Some of the more classic of the VHDL code, focusing on signal analysis and testing
    2022-02-04 20:13:26下载
    积分:1
  • liftbd53
    db53小波的verilog硬件实现源码(Wavelet db53 Verilog hardware source)
    2008-06-26 10:42:23下载
    积分:1
  • Routine application of this experiment in the Actel Flash architecture ProASIC3/...
    此实验例程适用于Actel Flash架构的ProASIC3/E系列FPGA,适合于FPGA及Verilog HDL的初学者,配套EasyFPGA030开发套件。-Routine application of this experiment in the Actel Flash architecture ProASIC3/E series FPGA, fit in the FPGA and Verilog HDL for beginners and supporting development kit EasyFPGA030.
    2022-05-14 23:14:31下载
    积分:1
  • sinwave
    使用verilog hdl语言编程正弦波信号,能仿真出结果(Can use verilog HDL language programming sine wave signal, the simulation results )
    2013-09-18 15:27:27下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载