登录
首页 » VHDL » 一些较为经典的VHDL代码,专注于信号分析与检测方面

一些较为经典的VHDL代码,专注于信号分析与检测方面

于 2022-02-04 发布 文件大小:223.75 kB
0 59
下载积分: 2 下载次数: 1

代码说明:

一些较为经典的VHDL代码,专注于信号分析与检测方面-Some of the more classic of the VHDL code, focusing on signal analysis and testing

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Clutter-Filtering-
    。给出了时域滤波的基本原理以及通常采用的 IIR 椭圆地物杂波滤波器的设计方法。重点研究了回归滤波器这一时域滤波算 法。从正交多项式的拟合出发,给出了回归滤波器抑制地物杂波的基本原理及 其滤波实现过程。通过对回归滤波器的计算复杂度的研究,寻找使回归滤波器 计算量最小的正交多项式。分析了回归滤波器频率响应特性,比较了回归滤波 器与IIR 椭圆地物杂波滤波器的计算复杂度。利用仿真的雷达信号,分析了回 归滤波器的地物杂波抑制性能。回归滤波器实际上是一高通滤波器,它在滤掉 低频地物杂波的同时,对落在滤波器阻带内的天气回波信号同样会造成衰减。 在天气回波信号谱宽固定的情况下,通过改变天气回波信号的平均多普勒频率, 分析了回归滤波器对它的衰减情况。在基于一组实际采集的雷达信号的基础上, 给出了回归滤波器的地物杂波抑制比随着滤波器阶数的变化情况。(Firstly, this dissertation introduces the research background and significance of ground clutter suppression, analyzes the characteristics of the ground clutter and weather signals in the Doppler weather radars and simulates Doppler radar echo signals (It includes ground clutter, weather echo signals and the mixture of them). The simulated signals are used later to study the time and frequency domain ground clutter suppression. Secondly, this dissertation talks about the time domain filtering, gives the basic theory of time domain filtering and describes the design method of the usually used fifth-order elliptic infinite impulse response (IIR) ground clutter filter. In the time domain, the work focuses on the regression filter. From the orthogonal polynomials fit, this dissertation gives the basic theory of the regression filter for ground clutter suppression and the filtering process using a regression filter. Through the study of the computational complexity of regression)
    2012-07-09 22:12:11下载
    积分:1
  • smartWasher
    QUARTER编程环境实现的智能洗衣机系统,通过DE0板子进行模拟,组要完成洗衣机5个步骤的顺序过程以及系统相应动作(QUARTER programming environment of intelligent washing system, through simulation DE0 board, groups 5 to complete the washing process and the system the sequence of steps corresponding action)
    2020-11-06 13:19:49下载
    积分:1
  • 适用于FPGA的SOPC方面的程序开发方面,可以用于添加COMPENENT
    适用于FPGA的SOPC方面的程序开发方面,可以用于添加COMPENENT-Applicable to FPGA-SOPC procedures development, can be used to add COMPENENT
    2022-03-01 05:39:53下载
    积分:1
  • 数字电子钟 此数字电子钟具有的功能包括: 1. 计时,时、分、秒显示; 2. 十二小时与二十四小时之间的转换; 3. 上下午显示; 4. 对时、分、秒的校时功能...
    数字电子钟 此数字电子钟具有的功能包括: 1. 计时,时、分、秒显示; 2. 十二小时与二十四小时之间的转换; 3. 上下午显示; 4. 对时、分、秒的校时功能; 5. 跑表功能。-digital electronic clock this digital electronic clock with functions include : 1. Time, hours, minutes and seconds display; 2. 12 hours with 24 hours of conversion; 3. On the afternoon show; 4. Right hours, minutes, and seconds school function; 5. Stopwatch functions .
    2022-05-09 07:56:06下载
    积分:1
  • 16 point radix 2
    使用 c languageit 的 16 点基 2 fft 代码将 16 点时间域序列转换为频率域
    2022-10-05 23:25:03下载
    积分:1
  • STOPWATCH
    STOPWATCH FPGA SEVEN SEGMENT DISPLAY
    2014-04-16 11:08:57下载
    积分:1
  • deng
    HDL verilog 电子密码锁 输入错误后有报警 输入正确后有提示(HDL Verilog electronic code lock input errors have prompted alarm input is correct)
    2012-06-27 19:25:53下载
    积分:1
  • FIRfilterverilogHDL
    FIR滤波器的verilog HDL代码示例,以16阶为例(Verilog HDL code for fir filter)
    2015-07-08 17:05:38下载
    积分:1
  • VGA_yanse
    用fpga实现VGA16色真彩的图片显示,且在AX301实验板上已经调试过(VGA16 achieve true color with fpga pictures show, and in the AX301 has been tuned breadboard)
    2021-02-05 17:59:57下载
    积分:1
  • VGAtuxiangxianshi
    用FPGA实现 VGA显示的图像显示控制器设计 用VHDL实现 硬件实现是屏幕上面出现彩色条纹(VGA display with FPGA image display controller design Using VHDL hardware implementation is colored stripes appear above the screen)
    2014-05-19 14:07:57下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载