网站首页

Xilinx FPGA moving data across asynchronous clock boundaries

于 2022-03-05 发布文件大小:32.42 kB

 0  53

下载积分: 2 下载次数: 1

我要下载

代码说明：

Xilinx FPGA moving data across asynchronous clock boundaries

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

test1
利用matlab，对偏振控制器进行仿真，最终在邦加球上进行显示(Using matlab, simulation of the polarization controller eventually be displayed on the Poincare Sphere)

2013-04-07 10:42:15下载

积分：1
matlab2DPSK
蒙特卡洛仿真图这个程序对2psk信号进行仿真前提是把信号能量归一化了 (This programme intend to realize the simulation of 2DPSK through MonteCarlo experiment. intends )

2013-05-04 13:18:00下载

积分：1
电梯控制器程序设计与仿真的vhdl源代码
电梯控制器程序设计与仿真的vhdl源代码-Elevator controller design and simulation of vhdl source code

2022-04-08 14:05:19下载

积分：1
configurable CRC Reference Design xilinx the ip, CRC_xapp562 reference design do...
可配置CRC参考设计 xilinx的ip，参考设计文档CRC_xapp562[1].pdf，VHDL语言编写的代码，包含仿真所需文件-configurable CRC Reference Design xilinx the ip, CRC_xapp562 reference design document [1]. pdf, prepared by the VHDL code The simulation includes the necessary documents

2022-01-26 00:23:00下载

积分：1
11 阶FIR 数字滤波器,verolog描述，通过modelsim 6.0 仿真，Quartue综合...
11 阶FIR 数字滤波器,verolog描述，通过modelsim 6.0 仿真，Quartue综合-11-order FIR digital filter, verolog description, modelsim 6.0 through simulation, Quartue integrated

2022-10-31 17:45:02下载

积分：1
this a fpga sparttan 3e based project in which i have made a game based on vg...
this a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for ps/2 interface .-this is a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for ps/2 interface .

2022-05-21 12:25:58下载

积分：1
AD9957
ad9957的资料，内含有命令字生成器，适合使用该芯片的开发人员(ad9957 data, contains the command word generator for developers using the chip)

2011-10-27 22:06:55下载

积分：1
电子表，实现计时记分计秒的功能，同时可以对时分秒进行校正，实现调时功能。...
电子表，实现计时记分计秒的功能，同时可以对时分秒进行校正，实现调时功能。-Electronic watches, time points of dollars to achieve a second function, at the same time when the minutes and seconds can be calibrated to achieve when the transfer function.

2022-06-03 13:45:21下载

积分：1
54948739-Digital-Signal-Processing-With-Field-Pro
I am in need of some codes of HDL

2014-02-10 22:18:48下载

积分：1
NIOS II IDE 编程，定时器测试程序，仅供参考。
NIOS II IDE 编程，定时器测试程序，仅供参考。-NIOS II IDE programming timer testing procedures, for information purposes only.

2022-06-26 06:07:20下载

积分：1

696518资源总数
104298会员总数
46今日下载

Xilinx FPGA moving data across asynchronous clock boundaries

0 个回复

热门标签

热门下载