登录
首页 » VHDL » this a fpga sparttan 3e based project in which i have made a game based on vg...

this a fpga sparttan 3e based project in which i have made a game based on vg...

于 2022-05-21 发布 文件大小:5.17 kB
0 61
下载积分: 2 下载次数: 1

代码说明:

this a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for ps/2 interface .-this is a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for ps/2 interface .

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 利用VHDL语言编写的一个crc功能模块,可下载到FPGA实现功能
    利用VHDL语言编写的一个crc功能模块,可下载到FPGA实现功能-use VHDL to prepare a crc function of the module, which can be downloaded to the FPGA functions
    2022-11-05 00:45:02下载
    积分:1
  • CSC_mat
    彩色空间转换,RGB和YUV互转的matlab源码(RGB converting to YUV, YUV converting to RGB, Matlab source code)
    2014-12-24 10:15:57下载
    积分:1
  • pinlvji
    verilog 简易频率计的设置,包括整个工程(verilog simple frequency meter settings, including the entire project)
    2013-08-18 09:53:52下载
    积分:1
  • Avt_S6LX9_MicroBoard_UCF_110127
    Avt_S6LX9_MicroBoard_UCF_110127,有关xilinx spartan6开发板的相关参考设计。(Adding Custom IP to an Embedded System, the relevant reference on xilinx design.)
    2013-07-03 11:26:20下载
    积分:1
  • PC9054_1124
    基于FPGA的PCI9054 LOCALBUS总线接口(PCI9054 interface program based on FPGA)
    2015-04-07 09:44:02下载
    积分:1
  • Radix-8 Booth Encoded Modulo
    vhdl 代码为基数 8 展位编码模块乘数与自适应延迟的高动态范围残留一些系统
    2022-08-25 03:41:29下载
    积分:1
  • USB 1.1 PHY code systemc language USB 1.1 PHY code, systemc languages, including...
    USB 1.1 PHY的代码,systemc语言 USB 1.1 PHY的代码,systemc语言,包括基于systemc语言的testbench ,和相关的doc文档-USB 1.1 PHY code systemc language USB 1.1 PHY code, systemc languages, including systemc based testbench language, doc and related documents
    2022-04-12 00:51:05下载
    积分:1
  • 业界标准的Verilog语法格式
    verilog标准语法,还有很多的样例参考,学习的好资料。(Verilog standard grammar, there are many examples for reference, good learning materials.)
    2020-06-15 22:50:02下载
    积分:1
  • LVDS_RX
    说明:  lvds_rx IP核硬件设计代码,使用时注意LVSD_RX模块的延时参数的设置,3.5倍时钟相位的设置(Lvds IP core hardware design code, when using the attention LVSD module delay parameter settings, 3.5 times the clock phase settings)
    2021-04-26 11:38:45下载
    积分:1
  • BT1120转GTX详细设计方案
    说明:  bt1120设计方案,描述了具体的方案设计以及整体的架构设计(Bt1120 design scheme, describes the specific scheme design and the overall architectural design)
    2020-06-25 05:40:02下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载