-
ba_ker
巴克码装到信息内同时将巴克码识别出来，实现帧同步的VHDL设计(Barker code loaded to the information identified while Barker code, VHDL design to achieve frame synchronization)
- 2014-05-18 17:37:39下载
- 积分：1
-
Testsystem for i2c controller
-- State machine for reading data from Dallas 1621
--
-- Testsystem for i2c controller--- State machine for reading data from Dall as 1621---- Testsystem for i2c controller
- 2022-06-17 11:26:02下载
- 积分：1
-
Input_filter
Module for filtering input digital signal
- 2015-03-05 16:53:07下载
- 积分：1
-
doorlock
基于FPGA设计的电子密码锁是一个小型的数字系统，与普通机械锁相比，具有许多独特的优点：保密性好，防盗性强，可以不用钥匙，记住密码即可开锁等。(FPGA-based design of the electronic code lock is a small digital system. It has many unique advantages：good privacy and security , it do not need the key but remember password to unlock, and so on while it compare to ordinary mechanical locks.)
- 2013-12-25 21:24:41下载
- 积分：1
-
Motion_control
基于FPGA的运动控制系统设计，包含位置、速度控制等(motion control)
- 2020-11-29 13:09:28下载
- 积分：1
-
formal_verification
现在最流行的RTL设计方法之一，本书为全球流行的设计入门书籍(One of the most popular RTL design methods nowadays, this book is an introductory book for popular design all over the world.)
- 2020-06-23 22:00:02下载
- 积分：1
-
在 2 线液晶电视 DISPLAY(KHỞI TẠO HIỂN THỊ LCD HIỂN THỊ 2 HÀNG) CODE_VHDL_INITIALIZING
- 2022-08-23 23:23:25下载
- 积分：1
-
一个vhdl实现的hamming码编码器
一个vhdl实现的hamming码编码器-an hamming coder using vhdl
- 2023-02-25 17:20:03下载
- 积分：1
-
本程序实现任意占空比产生，已经在easyfpga030综合过
本程序实现任意占空比产生，已经在easyfpga030综合过-This procedure generated to achieve an arbitrary duty cycle
- 2022-08-03 13:14:41下载
- 积分：1
-
The use of Altera' s FPGA
使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上用硬件描述语言实现一个ROM存储器。-The use of Altera" s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 development board with hardware description language to achieve a ROM memory.
- 2022-08-23 17:16:15下载
- 积分：1
