登录
首页 » VHDL » 检测上升沿的verilog程序,有验证程序,可用synplify验证

检测上升沿的verilog程序,有验证程序,可用synplify验证

于 2022-01-31 发布 文件大小:1,006.00 B
0 53
下载积分: 2 下载次数: 1

代码说明:

检测上升沿的verilog程序,有验证程序,可用synplify验证-Detection of rising edge of the Verilog procedures, there is the verification process can be used to verify Synplify

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 流水线乘法器的VHDL实现,希望对你会有用!
    流水线乘法器的VHDL实现,希望对你会有用!-Pipelined multiplier in VHDL implementation, you will want to use!
    2023-04-03 22:35:03下载
    积分:1
  • __keyBoard
    vhdl编写的4X4键盘扫描程序,可以有效的消除抖动,并且提供蜂鸣器输出。(VHDL prepared 4X4 keyboard scanner, you can effectively eliminate jitter and provide buzzer output.)
    2007-10-24 09:11:11下载
    积分:1
  • demo
    NiosII的C代码,包括网卡,lcd,usb,串口,按键.(NiosII C code, including network cards, lcd, usb, serial, key.)
    2013-07-19 11:17:29下载
    积分:1
  • tcp_ip_core_w_dhcp_latest.tar
    以太网协议 TCP/IP/DHCP协议verilog实现(Ethernet IP/TCP/DHCP verilog source code)
    2018-08-23 14:35:01下载
    积分:1
  • Subway_VHDL
    模拟地铁自动售票机选票、付款、取票、找零等功能,包含软件仿真和硬件响应,可供仿真测试和FPGA验证。(Analog subway ticket vending machine ballots, payment, tickets, give change and other features, including software simulation and hardware response for simulation and FPGA verification test.)
    2016-03-14 10:44:14下载
    积分:1
  • 介绍VHDL编程的资料,很详细,值得收藏
    介绍VHDL编程的资料,很详细,值得收藏-vhdl
    2023-01-26 15:25:04下载
    积分:1
  • vhdl写的ds18b20程序,相互交流
    vhdl写的ds18b20程序,相互交流-vhdl written ds18b20 procedures, mutual exchange
    2022-03-19 16:58:50下载
    积分:1
  • DDS
    FPGA实现DDS波形发生器,多种信号的产生,(FPGA realization of DDS waveform generator to produce a variety of signals,)
    2014-07-20 14:31:22下载
    积分:1
  • ecc算法源码
    该源码表述了ecc算法如何用vhdl实现RSA(Ron Rivest,Adi Shamir,Len Adleman三位天才的名字)一样,ECC(Elliptic Curves Cryptography,椭圆曲线密码编码学)也属于公开密钥算
    2022-03-07 00:08:00下载
    积分:1
  • world clock
    世界时钟,最简单的vhdl的fpga设计,是vhdl语言的入门级,jigon供参考娱乐
    2022-01-28 20:54:25下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载