登录
首页 » VHDL » 流水线乘法器的VHDL实现,希望对你会有用!

流水线乘法器的VHDL实现,希望对你会有用!

于 2023-04-03 发布 文件大小:2.83 kB
0 58
下载积分: 2 下载次数: 1

代码说明:

流水线乘法器的VHDL实现,希望对你会有用!-Pipelined multiplier in VHDL implementation, you will want to use!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • chengxu
    数字时钟,可以实现(1) 显示日期功能(年、月、日、时、分、秒以及) (2) 可通过按键切换年、月、日及时、分、秒的显示状态 (3) 可随时调校年、月、日或时、分、秒 (4) 可每次增减一进行时间调节 (5) 可动态完整显示年份,实现真正的万年历显示 (6) 可显示温度 (Digital clock, can be achieved (1) the date function (year, month, day, hour, minute, seconds as well) (2) through the key switch the year, month, day in a timely manner, minute, second display state (3) at any time adjust the year, month, day or time, minutes, seconds (4) can be added or deleted, a time adjustment (5) can be dynamically complete display Year, the real calendar display (6) to display temperature)
    2012-10-15 00:25:33下载
    积分:1
  • a Verilog HDL language used in the preparation of multi
    一个用VerilogHDL语言编写的多路解复用器-a Verilog HDL language used in the preparation of multi-channel demultiplexer
    2022-02-06 11:12:06下载
    积分:1
  • JOP字节码获取的源码,很重要,具体FPGA中实现
    JOP字节码获取的源码,很重要,具体FPGA中实现-JOP byte code access to the source code is important to achieve specific FPGA
    2022-01-26 02:39:47下载
    积分:1
  • rs485_uart
    fpga的RS485代码,非常容易,适合学习(the code of rs485 in fpga, very easy,suitable for learning)
    2019-07-11 14:24:54下载
    积分:1
  • Altera-FPGA_CPLD-design-Advanced
    《Altera FPGA_CPLD设计 高级篇》详细介绍FPGA应用于高级特性,LogicLock设计,时序约束,设计优化,高级工具及系统级设计技术,是深入学习FPGA的重要材料(" Altera FPGA_CPLD advanced part design" details FPGA used in advanced features, LogicLock design, timing constraints, design optimization, system-level design tools and advanced technology, in-depth study is an important material for FPGA)
    2017-03-08 19:47:32下载
    积分:1
  • code
    直接序列扩频通信(主要包括BPSK调制和BPSK解调以及PN码的产生)(Direct sequence spread spectrum communication (including BPSK BPSK modulation and demodulation, and the PN code generation))
    2013-05-31 14:04:09下载
    积分:1
  • VGA显示彩色图像,VHDL,Quartus
    vga显示彩色图像ip,alter开发板-vga display color image,vhdl,quartus
    2022-09-20 17:40:02下载
    积分:1
  • 20181060261-李康_3
    说明:  秒表的实现,有暂停清零功能,Quartus II(Stopwatch realization, has the pause clear function)
    2020-12-26 15:56:03下载
    积分:1
  • capture-using-SCCB-and-FPGA
    利用SCCB和FPGA实现视频采集的论文,对相关开发人员具有很强的参考价值! (FPGA implementation using the SCCB and video collection of the papers, the relevant developer has a strong reference value ! )
    2013-09-29 15:37:52下载
    积分:1
  • eth_frame_gen
    帧激励产生器,用于VMM仿真中生成所需要帧以供测试所用(the use for test)
    2012-02-02 22:19:25下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载