登录
首页 » VHDL » 用FPGA实现的VGA接口程序,采用的语言是VHDL硬件描述语言,大家可以参照下看看采用的器件是Altera EP2c35...

用FPGA实现的VGA接口程序,采用的语言是VHDL硬件描述语言,大家可以参照下看看采用的器件是Altera EP2c35...

于 2023-09-07 发布 文件大小:427.87 kB
0 93
下载积分: 2 下载次数: 2

代码说明:

用FPGA实现的VGA接口程序,采用的语言是VHDL硬件描述语言,大家可以参照下看看采用的器件是Altera EP2c35-Using FPGA to achieve the VGA interface program, the language used is VHDL hardware description language, we can see under the light of the devices used are Altera EP2c35

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ahb_slave_latest.tar
    AHB 总线slave verilog实现(Implementation of AHB bus)
    2020-06-30 13:40:02下载
    积分:1
  • ByteBlasterII 下载线的制作
    ByteBlasterII 下载线的制作-Download ByteBlasterII production line
    2023-03-03 07:20:04下载
    积分:1
  • emifa_ram
    FPGA与DSP的EMIF通信,EMIF的RAM这方面相应的程序(FPGA and DSP EMIF communication)
    2020-12-01 15:49:26下载
    积分:1
  • password
    verilog代码实现的数字密码锁。通过4个并行的10位移位寄存器,分别记录在时钟上升沿时A,B,C,D的输入情况,比如某上升沿输入A,相应时刻A对应的移位寄存器输入1,其他三个移位寄存器输入都为0.另外4个并行的10位寄存器记录密码。这样,密码锁不仅可以识别字符数量,还可以判断出字符的输入次序。(verilog code of digital lock. By four parallel 10-bit shift register, respectively, recorded in the clock rising edge A, B, C, D of inputs, such as a rising edge of input A, the corresponding moments A 1 corresponding to the input shift register, the other three shift bit register inputs are 0. another four parallel 10-bit registers record the password. This lock can not only identify the number of characters, you can also determine the character of the input sequence.)
    2011-10-18 21:45:45下载
    积分:1
  • Using VHDL hardware language to achieve the top level of the IIC control procedu...
    用VHDL硬件语言实现的iic顶层控制程序-Using VHDL hardware language to achieve the top level of the IIC control procedures
    2022-12-20 20:00:08下载
    积分:1
  • 利用VHDL语言设计一个分频器,输入为CLK,输出分别为CLK1、CLK8、CLK256、 CLK1024...
    利用VHDL语言设计一个分频器,输入为CLK,输出分别为CLK1、CLK8、CLK256、 CLK1024-The use of VHDL language design a divider, input CLK, the output respectively, CLK1, CLK8, CLK256, CLK1024
    2022-06-02 16:58:00下载
    积分:1
  • 9850sin_function
    ad9850函数发生器 MSP430单片机驱动程序 扫频 DDS(AD9850 DDS)
    2013-08-27 15:13:29下载
    积分:1
  • DDS
    文利用直接数字频率合成器(DDS)与CPLD技术和单片机控制技术,研制和 设计了高分辨率、高稳定度的函数信号发生(Wen using direct digital frequency synthesizer (DDS) and CPLD technology and single-chip microcomputer control technology, development and Design of high resolution, high stability function of the signal )
    2013-08-27 14:20:22下载
    积分:1
  • cla - Copy
    ADDER USING VERILOG ADDER WITH VERILOG VERILOG ADDER
    2019-03-19 01:35:37下载
    积分:1
  • Altera官方FPGA电机控制的中文文档
    Altera官方FPGA电机控制的中文文档,很不错的参考资料(Altera Official FPGA Motor Control Chinese Document, Good Reference)
    2021-03-18 13:49:19下载
    积分:1
  • 696518资源总数
  • 104393会员总数
  • 22今日下载