登录
首页 » VHDL » ByteBlasterII 下载线的制作

ByteBlasterII 下载线的制作

于 2023-03-03 发布 文件大小:67.74 kB
0 100
下载积分: 2 下载次数: 1

代码说明:

ByteBlasterII 下载线的制作-Download ByteBlasterII production line

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Fractional_Time_Delay
    Used for Time shifting discrete signals, it can do both integral and fractional sampling period delay. Original.
    2020-12-16 22:29:12下载
    积分:1
  • data_rom
    正弦信号发生器,用VHDL来完成,抗干扰能力较强,(Sinusoidal signal generator, using VHDL to accomplish, a strong anti-interference ability,)
    2009-07-15 22:44:02下载
    积分:1
  • 实验17 ADC实验
    鉴于stm32在keil平台上的ADC采集转化,在LCD屏上显示程序(voltage acquisition adc)
    2020-06-20 12:40:02下载
    积分:1
  • Timer programming, vhdl language, can be achieved when the system timer 24
    定时器的编程,vhdl语言,可以实现24时制定时器-Timer programming, vhdl language, can be achieved when the system timer 24
    2022-09-01 16:25:02下载
    积分:1
  • sram_test_OK
    主要是基于FPGA(EP2C8Q208I8)下的SRAM驱动,SRAM型号为IS61LV25616,程序语言为Verilog,开发环境为quartusII 7.0,为一工程,可直接下载到FPGA中,含电路图(Mainly based on FPGA (EP2C8Q208I8) driving under the SRAM, SRAM model IS61LV25616, programming language for Verilog, a development environment for quartusII 7.0, for a project, can be downloaded directly to the FPGA, including circuit diagrams)
    2014-12-24 22:08:36下载
    积分:1
  • my_digital_clock
    数字钟,数字电子技术课程设计常用内容,基于basys3平台(Digital clock, digital electronic technology curriculum design commonly used, based on the basys3 platform)
    2015-06-25 19:59:57下载
    积分:1
  • jj
    说明:  电子工程师学习的最好的学习资料,能够了解电子设计必学软件资料。建议珍藏,电子设计初学者必备(Electronic engineers to learn the best learning materials, to understand the electronic design will learn software data. Recommended collection, electronic design for beginners)
    2014-06-10 20:04:54下载
    积分:1
  • PC
    说明:  Verilog HDL语言编写的32位程序计数器(PC)完整工程及相应仿真,QuartusII7.2下编译通过可正常使用。(Complete engineering and simulation of Verilog HDL language of the 32-bit program counter (PC), QuartusII7.2 compiled through normal use.)
    2012-09-06 09:07:47下载
    积分:1
  • Hardware Description Language VHDL of the frequency counter program can be used...
    硬件描述语言VHDL的频率计程序,可用于做实验,或者初学者借鉴.-Hardware Description Language VHDL of the frequency counter program can be used for experiments, or the beginners learn.
    2023-01-23 07:20:04下载
    积分:1
  • 六层的电梯控制系统 用VHDL描述同时还附有系统仿真图形
    六层的电梯控制系统 用VHDL描述同时还附有系统仿真图形
    2022-07-25 01:03:55下载
    积分:1
  • 696518资源总数
  • 104444会员总数
  • 15今日下载