-
是一个用vhdl语言编写的pwm程序,可以方便地用来和nios连接,实现对nios的功能扩展。...
是一个用vhdl语言编写的pwm程序,可以方便地用来和nios连接,实现对nios的功能扩展。-is a VHDL language with the PWM procedures can be used to facilitate connections and nios, nios to achieve a functional extension.
- 2022-07-11 04:57:55下载
- 积分:1
-
pn sequence generator
本设计是一个伪随机数发生器。此设计;
- 2023-02-23 15:45:04下载
- 积分:1
-
《Verilog HDL 程序设计教程》3
《Verilog HDL 程序设计教程》3-"Verilog HDL Design Guide" 3
- 2023-02-08 02:25:03下载
- 积分:1
-
The_entire_FPGA_design_flow_Modelsim_Synplify
详细的说明了FPGA设计的整个流程
FPGA设计全流程Modelsim>>Synplify.Pro>>ISE(Detailed description of the FPGA design flow of the entire FPGA design flow full Modelsim> > Synplify.Pro> > ISE)
- 2009-04-06 10:12:48下载
- 积分:1
-
r80515
r80515源代码,包含说明文档。FPGA验证通过(r80515 source code, including documentation. Verified by FPGA)
- 2011-04-19 10:14:01下载
- 积分:1
-
author: Richard Herveille
-- WISHBONE revB2 compiant I2C master core
--
-- author: Richard Herveille
-- rev. 0.1 based on simple_i2c
-- rev. 0.2 april 27th 2001, fixed incomplete sensitivity list on assign_dato process (thanks to Matt Oseman)
-- rev. 0.3 may 4th 2001, fixed typo rev.0.2 txt -> txr
-- rev. 0.4 may 8th, added some remarks, fixed some sensitivity list issues--- WISHBONE revB2 compiant I2C master core---- author : Richard Herveille-- rev. 0.1 based on simple_i 2c-- rev. 0.2 adolescence 27th 2001, fixed incomplete sensitivity list on assign_d ato process (thanks to Matt Oseman)-- rev. 0.3 m ay 4th 2001, fixed typo rev.0.2 txt-
- 2022-03-20 23:45:27下载
- 积分:1
-
EDA常用双LED显示译码程序,将四位二进制数译码为七位对应于LED7位输入的高低电平信号...
EDA常用双LED显示译码程序,将四位二进制数译码为七位对应于LED7位输入的高低电平信号-EDA common dual LED display decoding procedure will be four binary decoding for seven LED7 spaces corresponding to the input signal circuits
- 2022-06-29 02:03:32下载
- 积分:1
-
Verilog liushuideng shanshuodeng乘虚
verilog实现闪烁灯和流水灯dechengxu-verilog liushuideng shanshuodeng chengxu
- 2022-06-18 10:08:00下载
- 积分:1
-
usb_latest[1].tar
sub opercore USB CRC5 and CRC16 Modules ////
//// ////
//// ////
//// Author: Rudolf Usselmann ////
//// rudi@asics.ws ////
//// ////
//// ////
//// Downloaded from: http://www.opencores.org/cores/usb/(sub opercore USB CRC5 and CRC16 Modules//////////////////////// Author: Rudolf Usselmann//////// rudi@asics.ws//////////////////////// Downloaded from: http://www.opencores.org/cores/usb/)
- 2009-11-17 13:53:06下载
- 积分:1
-
OFDM-system-FPGA-design
说明: OFDM基带处理的书籍和论文,以及发送和接收端源码。(OFDM baseband processing books and papers, as well as send and receive source code.)
- 2020-06-06 13:54:22下载
- 积分:1