-
MP3-coder
In this design, it is assumed that a buffer sized as 1024x8 bits provides main data including scale factors and Huffman code bits to Huffman decoder.
Also, it is assumed that a memory with 1024x8 bits is ready for each component to write or read the output or input 576 frequency lines.(This folder contains three directories: Huffman, IMDCT and Filterbank, each of them
includes all the VHDL source codes of the component.)
- 2013-08-06 15:40:24下载
- 积分：1
-
dma_hussam
verilog code for dma
- 2021-04-24 19:09:04下载
- 积分：1
-
Analog-Digital-Wandler
关于逻辑信号的转变等等的一个程序。还包括显示(Analog-Digital-Wandler)
- 2009-11-07 20:20:28下载
- 积分：1
-
一个cpu的vhdl语言程序。非常好的
一个cpu的vhdl语言程序。非常好的...
一个cpu的vhdl语言程序。非常好的
一个cpu的vhdl语言程序。非常好的-A cpu of the VHDL language program. A very good cpu the VHDL language program. Very good
- 2022-03-24 08:58:44下载
- 积分：1
-
这个RAR文件包含有关FPGA和CPLD的呈现。
This rar files contains the presentation about FPGA and CPLD .
- 2022-07-13 06:31:38下载
- 积分：1
-
061110061
在quartus平台下使用verilog语言编程实现简单的单流水线CPU，可以执行16条基本指令(Quartus platform in the verilog language programming using a simple single-line CPU, can perform 16 basic instructions)
- 2010-05-21 20:01:16下载
- 积分：1
-
cnt6
verilog实现的“六进制约翰逊计数器”。(verilog implementation of the " six hexadecimal Johnson counters." )
- 2009-09-18 19:11:18下载
- 积分：1
-
VHDL-TESTBENCH
VHDL TESTBENCH书写规范，对学习FPGA的同学很有帮助，掌握仿真语言书写规范。(VHDL TESTBENCH description of the norms, the students learn FPGA helpful, master the language of simulation techniques)
- 2016-12-15 21:33:24下载
- 积分：1
-
Verilog HDL语言编写的5分频电路。采用两路时钟相逻辑作用产生。...
Verilog HDL语言编写的5分频电路。采用两路时钟相逻辑作用产生。-Verilog HDL prepared by the five-frequency circuits. Clock using two phase logic role.
- 2022-03-28 17:01:44下载
- 积分：1
-
AVR_Core.tar
CPLD例程(语言)《Verilog HDL数字控制系统设计实例》AVR_Core.tar.gz-.rar(CPLDprogram dialogue /Verilog language design examples)
- 2011-11-12 20:43:49下载
- 积分：1
