登录
首页 » Verilog » risc_spm 处理单元

risc_spm 处理单元

于 2023-03-09 发布 文件大小:161.09 kB
0 75
下载积分: 2 下载次数: 1

代码说明:

处理单元的 risc_spm 你可以求出其存储的程序对某些容易操作。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • bp
    说明:  基于BP算法的LDPC译码程序,采用vhdl语言,bp算法(BP algorithm based on LDPC decoding program using vhdl language, bp algorithm)
    2016-04-12 16:59:55下载
    积分:1
  • 4x4-key
    4*4键盘小程序 两种算法内附检查LED(4* 4 keyboard applet containing two algorithms check the LED)
    2013-07-28 22:19:49下载
    积分:1
  • 74ls138-integral-4-wire-encoder-16
    74ls138组成16..4线编码器 经过本人验证(74ls138 composed of 16 .. 4 line encoder after I verify)
    2011-09-20 19:00:59下载
    积分:1
  • verilog-learning-of-HuaWei
    华为公司学习verilog的资料,绝密资料,想学习verilog编程,想学习FPGA,想以后进华为公司的都可以看看。(Huawei learning verilog information, confidential information, want to learn verilog programming, want to learn FPGA, think later into the Huawei can see.)
    2013-07-23 14:48:30下载
    积分:1
  • teximeter
    这是一个基于车租车计费器的模拟计算系统,用VHDL语言实现(This is a car rental billing based on the simulation system, using VHDL language)
    2015-03-17 19:57:04下载
    积分:1
  • Verilog_code_for_AWGN
    说明:  verilog实现awgn信道噪声的代码,支持可变的信噪比。利用移位寄存器来实现伪随机序列。(verilog code for implementation of awgn channel noise. support variable snr. use LSFR to implement the pseudo random sequence. )
    2021-01-14 16:48:47下载
    积分:1
  • Sdram 控制器
    在 verilog 代码 sdram 控制器. 在 first.rar-- matlab 代码是在 first.rar 为接收器分布给出了在 MATLAB 文件 clockTreeAssignment.m 中找到零偏差时钟直线树。 发现从根源到汇的延迟 (时钟延迟)。使用埃尔莫尔延迟-model(i.e no need to do SPICE simulation) 请点击左侧文件开始预览 !预览只提供20%的代码片段,完整代码需下载后查看 加载中 侵权举报
    2022-07-04 18:19:05下载
    积分:1
  • CNA总线协议控制器Verilog
    This CAN Controller was tested with the Bosch VHDL Reference Model and passed all the tests. Because of the licensing issue it can not be published on the Opencores web site. The Can Controller was also implemented in real HW (12 boards were constantly talking to each other). The included test bench is not a real test bench and should be improved. However a volunteer is needed for such a job. I can provide some help but am not willing to write it by myself.
    2022-05-26 04:35:56下载
    积分:1
  • AHBtoAPB
    说明:  amba总线桥:ahb to asb!verilog hdl文档加代码,非常全,soc(amba bus bridge: ahb to asb! verilog hdl code for the document plus a very full, soc)
    2021-01-05 03:48:55下载
    积分:1
  • fpga_dk_ps2_vga
    ps2 vga interface in vhdl code
    2011-11-08 11:09:35下载
    积分:1
  • 696518资源总数
  • 104441会员总数
  • 19今日下载