登录
首页 » Verilog » DDR_SDRAM控制器verilog代码

DDR_SDRAM控制器verilog代码

于 2023-02-04 发布 文件大小:24.34 kB
0 46
下载积分: 2 下载次数: 1

代码说明:

使用 Virtex-4 FPGA 器件实现DDR SDRAM控制器 本应用指南描述了在 Virtex™-4 XC4VLX25 FF668 -10C 器件中实现的 DDR SDRAM 控制器。 该实现运用了直接时钟控制技术来实现数据采集,并采用自动校准电路来调整数据线上的延 迟。 DDR SDRAM 器件是低成本、高密度的存储资源,在很多存储器供应商处均可获得。本参考设 计使用 SDRAM 器件和 DIMM 开发而成  

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Coding Files
    Floating Point FP multiplication is widely used in large set of scientific and signal processing computation. Multiplication is one of the common arithmetic operations in these computations. A high speed floating point double precision multiplier is implemented on a Virtex 6 FPGA. In addition, the proposed design is compliant with IEEE 754 format and handles over flow, under flow, rounding and various exception conditions. The design achieved the operating frequency of 414.714 MHz with an area of 648 slices.
    2017-12-13 23:58:23下载
    积分:1
  • DDR2_XILINX
    xilinx FPGA设计需要的DDR2文件,可以应用于实际设计中(xilinx FPGA design needs DDR2 files that can be applied to the actual design)
    2014-10-09 09:54:05下载
    积分:1
  • CME3000FPGADevelopment-
    针对京微雅阁的CME300 FPGA教程,里面有几个例程,并附有源代码,初学者可尽快入门。(For Beijing micro Accord CME300 FPGA tutorial, there are a few routines, with source code, beginners can start as soon as possible.)
    2013-08-19 18:01:21下载
    积分:1
  • EP2C5
    基于FPGA/EP2c5的开发板详细例程,内容丰富,简单易懂(Development board based on more routine FPGA/EP2c5, content rich, easy to understand)
    2020-12-06 22:59:23下载
    积分:1
  • lesson38_lcd1602_clander
    基于Verilog语言编写的LCD1602显示的日历程序,类似时钟功能值得参考。(LCD1602 shows calendar program based on Verilog language, similar clock function is worth reference.)
    2019-05-26 09:29:18下载
    积分:1
  • zhentongbu_VerilogHDL
    帧同步的VHDL程序源代码,巴克码同步实现。(Frame synchronization of the VHDL source code, Barker code synchronization)
    2012-05-26 19:35:40下载
    积分:1
  • Ssmic13g_hs_nM
    中芯国际130nm库文件,在DC综合练习中可以使用,并能帮帮助理解库的含义-DC Veriog,已通过测试。 (SMIC 130nm library file, you can use in the DC Comprehensive Exercises, and help to help understand the meaning of the library-DC Veriog has been tested.)
    2012-07-19 20:25:03下载
    积分:1
  • FRUDH
    用VHDL实现频率计,可测量输入脉冲的频率,并进行简单校正(Realize the frequency of use of VHDL in terms of measurable input pulse frequency, and a simple correction)
    2008-07-07 20:13:30下载
    积分:1
  • ADI_HDMI
    从FPGA输出到HDMI Tx的verilog 模块。实现完整HDMI图像输出功能。(FPGA output to HDMI Tx module in verilog)
    2020-12-17 11:09:12下载
    积分:1
  • FPGA基于verilog语言的pll数字锁相环
    应用背景pll数字锁相环在FPGA中具有很重要的作用,在提取信号同步时钟等方面都有应用。关键技术FPGA的PLL数字锁相环的实现基于verilog语言,采用鉴相器、滤波、数控振荡器、分频器的结构进行实现。
    2022-02-02 05:35:33下载
    积分:1
  • 696522资源总数
  • 104027会员总数
  • 45今日下载