登录
首页 » VHDL » 带自适应波特率发生器UART实现,经过FPGA验证的!

带自适应波特率发生器UART实现,经过FPGA验证的!

于 2023-01-21 发布 文件大小:5.67 kB
0 61
下载积分: 2 下载次数: 1

代码说明:

带自适应波特率发生器UART实现,经过FPGA验证的!-UART baud rate generator with adaptive realization, after FPGA validation!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • wireless_communication_FPGA
    数字化,宽带化,是当今无线通信的重点主流方向,FPGA以其功能强大,开发周期短,投资少,可重复修改,开发工具智能及软件可升级等特点成为无线通信首选。(Digital, broadband, is the focus of today s mainstream wireless communications, FPGA with its powerful, short development cycle, low investment, repeatable modify, intelligence and software development tools and other characteristics can be upgraded to become the first choice of wireless communication.)
    2015-01-30 22:03:45下载
    积分:1
  • FPGA_OV5640_VGA_DDR3_code
    说明:  基于OV5640摄像头的视频图像传输存储以及读取。供大家参考。(Video image transmission, storage and reading based on ov5640 camera. For your reference.)
    2021-03-06 15:39:30下载
    积分:1
  • DCM
    fpga DCM使用教程 好几个文档 帮助您一次学会使用DCM(fpga the DCM using the tutorial a few documents to help you first learn to use the DCM)
    2012-04-23 16:59:20下载
    积分:1
  • 此为多功能数字电子钟的vhdl代码,有闹钟、时间可调、计时等功能...
    此为多功能数字电子钟的vhdl代码,有闹钟、时间可调、计时等功能-This is a multi-function digital electronic clock VHDL code, has an alarm clock, time adjustable, timing and other functions
    2022-07-16 04:42:00下载
    积分:1
  • ff_const_mul
    说明:  常系数有限域乘法器,verilog DHL源码(Constant coefficient finite field multiplier, verilog DHL source)
    2011-02-19 21:09:36下载
    积分:1
  • cppOrbitTools
    tle转换为六根数的c++源代码,英文原版代码,测试可用(tle converted to six the number of c++ source code, the English original code, test available)
    2021-03-16 10:49:21下载
    积分:1
  • cordic
    基于cordic算法的DDS的Verilog代码。经过仿真验证,绝对可靠。(Based on cordic algorithm DDS Verilog code. Through the simulation, is absolutely reliable.)
    2013-12-20 17:22:38下载
    积分:1
  • firhalfband
    利用matlab提供的firhalfban函数设计阶数为16、通阻带容限为0.0001的半带滤波器。仿真测试滤波前后的信号时域图,回执滤波器的频率响应特性图(Provided firhalfban function using matlab design order of 16, through the 0.0001 stopband wool half-band filter. Simulation test filtered time domain signal before and after, receipt filter frequency response characteristic diagram)
    2020-07-03 21:40:02下载
    积分:1
  • wide_cbf
    宽带波束形成,设计FIR滤波器系数。带宽为500Hz--700Hz,采样率为3000Hz,对白噪声序列进行滤波,即得到有限带宽的宽带时域信号(Broadband beamforming design FIR filter coefficients. Bandwidth of 500Hz- 700Hz, sampling rate of 3000Hz, filtered white noise sequence, ie limited bandwidth broadband time domain signal)
    2013-03-19 09:40:45下载
    积分:1
  • vhdl-cordic-atan-master
    说明:  Implementation of CORDIC atan block in VHDL
    2019-05-14 16:51:26下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载