登录
首页 » Verilog » 自编同步串口收发,单端信号可实现板内,配合422或LVDS板间传输效果不错

自编同步串口收发,单端信号可实现板内,配合422或LVDS板间传输效果不错

于 2022-11-19 发布 文件大小:4.24 kB
0 76
下载积分: 2 下载次数: 2

代码说明:

自编同步串口收发,单端信号可实现板内,配合422或LVDS板间传输效果不错内附pingpang缓存接受的例程,帮助快速构建代码,FIFO请根据器件生成或自编

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • LAB-9
    LAB 9, Excercise for DE2 Altera
    2014-11-28 11:50:00下载
    积分:1
  • SR_DDS
    DDS信号源设计,有正弦波,方波,三角波,AM波,FM波,还有PSK,FSK,16QAM等多种信号产生。(DDS signal source design, there are sine, square wave, triangle wave, AM wave, FM wave, as well as PSK, FSK, 16QAM and other signal generation.)
    2016-03-20 22:04:51下载
    积分:1
  • transmittermegafunction
    lvds transmitter megafunction (lvds transmitter megafunction)
    2008-03-09 19:40:03下载
    积分:1
  • 123456shouhuoji
    售货机-VHDL语言-已调试通过 真的很好用哦~适合一切学习EDA的初学者,能够让你轻松度过EDA课!~(Vending machine-VHDL language- has been really good with debugging by Oh ~ EDA for all beginners to learn, to let you easily through the EDA class! ~)
    2010-05-09 22:31:14下载
    积分:1
  • HDMI
    说明:  包括HDMI和DVI的源文件,以及相应打仿真文件(Including HDMI and DVI source files, as well as the corresponding simulation files)
    2020-08-26 20:58:26下载
    积分:1
  • filter-design
    MBD-FPGA数字滤波器设计基本流程,基于DSP builder(MBD-FPGA basic process of digital filter design)
    2020-12-02 20:39:26下载
    积分:1
  • uart
    UART串口的verilog源代码,完全正确...........(UART serial Verilog source code, completely correct ...........)
    2009-03-02 14:44:16下载
    积分:1
  • taxione
    说明:  基于VHDL出租车的设计,实现开动、停止的收费功能。(VHDL-based cab design, implementation and running, stop the charging function.)
    2010-04-25 14:33:58下载
    积分:1
  • 1
    说明:  单周期cpu,使用verilog编写的的单周期cpu支持......等功能(Single cycle CPU, using Verilog written single cycle CPU support... And other functions)
    2021-03-15 08:45:07下载
    积分:1
  • VHDLFIR
    1 由matlab计算FIR数字滤波器的滤波系数; 2 用VHDL语言设计逻辑电路,再通过QUARTUS II 软件,将各个模块的电路封装成期间,在顶层设计中通过连线,完成整个系统。 (matlab VHDL QUARTUS )
    2016-05-15 12:49:30下载
    积分:1
  • 696518资源总数
  • 104441会员总数
  • 19今日下载