-
Altera D01 内 RAM 和显示数据根据地址序列的程序
这种电路将加载 (写) 的地址内的 RAM 和显示地址的数据序列。
在读期间,我们可以触发一个中断对数据进行排序升序和显示 5 次,并返回
回读状态。
- 2022-03-24 10:16:01下载
- 积分:1
-
UART的FPGA代码
串口代码,FPGA实现,可以直接给出结果,可以仿真并实现
- 2022-03-14 11:01:41下载
- 积分:1
-
reverse-string
programe reverse a string in c
- 2015-04-13 17:09:26下载
- 积分:1
-
fir4btp
4tap FIR filter in verilog code
- 2014-01-13 22:30:58下载
- 积分:1
-
OFDm full code
veriog code for fodm.It includes transmitter and receiver.
Transmitter part has serial in parallel out, decoder, interleaver, IFFT and finally to the transmitter block.
Receiver part has the reverse order to transmitter.
- 2023-02-08 10:40:03下载
- 积分:1
-
fft_fpga_dit
Decimation-In-Time Fast Fourier Transform
I"ve tried to make the implementation simple and well documented.
I have not tried to make it efficient.
dit.v - Contains main module.
buffer.v - Contains a module for a single butterfly step.
generate_twiddlefactors.py - Contains function to generate a verilog file with twiddlefactors.
twiddlefactors_N.v.t - Template used to generate verilog file.
dut_dit.v - A wrapper around the "dit" module to allow verification with MyHDL.
qa_dit.py - A MyHDL test bench for verification.
Requires MyHDL, iverilog and numpy to be installed.
pyfft.py - Generates output of intermediate FFT stages. Useful for debugging.
- 2022-03-30 05:04:52下载
- 积分:1
-
DDSVHDLCODE
本人收集的多个VHDL语言编写的正弦波发生器以及SPWM程序。(I collected multiple VHDL language of sine wave generator SPWM program.)
- 2021-04-06 22:39:02下载
- 积分:1
-
zzlB
QUARTUSII 9.0 下的三级流水线中值滤波工程,vhdl源程序等。可用于fpga做图像预处理。(the three stage pipeline median filter project under QUARTUSII 9 , VHDL source program. which can be used by FPGA to do image preprocessing.
)
- 2011-12-21 16:17:41下载
- 积分:1
-
静态哈夫曼编码
对一个256长度的,数据为0-9的数据序列,进行哈夫曼编码。
- 2023-01-01 14:50:03下载
- 积分:1
-
spwm
关于SPWM调制设计VHDL代码
关于SPWM调制设计VHDL代码(SPWM modulation on the design of VHDL code design on the VHDL code modulation SPWM)
- 2021-03-16 09:19:22下载
- 积分:1