登录
首页 » VHDL » verilog hdl verilog hdl verilog hdl

verilog hdl verilog hdl verilog hdl

于 2022-07-23 发布 文件大小:2.04 kB
0 53
下载积分: 2 下载次数: 1

代码说明:

verilog hdl verilog hdl verilog hdl-verilog hdl

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 同步串行数据发送电路SSDT的基本功能是将并行数据转换成串行数据并进行同步发送。系统写入和读出时序完全兼容Intel8086时序。 系统以同步信号开始连续发...
    同步串行数据发送电路SSDT的基本功能是将并行数据转换成串行数据并进行同步发送。系统写入和读出时序完全兼容Intel8086时序。 系统以同步信号开始连续发送四个字节,在发送中出现5个1时插入一个0,在四个数据发送结束而下一次同步没有开始之前,发送7FH,这时中间不需要插入零 -synchronous serial data transmission circuit SSDT the basic function is to convert parallel data into serial and the same this step. System write and read sequential fully compatible Intel8086 timing. Synchronized signal system to start sending four consecutive bytes, in this emerging 5 1:00 insert a 0, at the end of four data sent and the next synchronization not started before, sending seven FH, then the middle is not inserted
    2023-05-29 03:45:03下载
    积分:1
  • 等精度数字频率计 的一个工程
    等精度数字频率计 的一个工程---包括vhdl源程序和编译后产生的相关文件-Such as precision digital frequency of a project- including VHDL source code and compile the relevant documents after
    2022-11-14 20:40:03下载
    积分:1
  • sram 读写小程序,用verilog编写的,请各位高手指教
    sram 读写小程序,用verilog编写的,请各位高手指教-SRAM read and write small programs using Verilog prepared, please enlighten you master
    2022-07-03 11:53:36下载
    积分:1
  • 这个程序可以帮助转换成BCD码excess3代码,完美…
    this the program which can help to convert bcd code to excess3 code,the perfect circuitary has been given in this document which will lead you to understand it more properly.Reference is taken from morris mano book of digital electronics.This program can work on quatrus without any trouble.this is also used to make a final year -this is the program which can help to convert bcd code to excess3 code,the perfect circuitary has been given in this document which will lead you to understand it more properly.Reference is taken from morris mano book of digital electronics.This program can work on quatrus without any trouble.this is also used to make a final year
    2022-03-16 21:25:25下载
    积分:1
  • 实验12
    说明:  数字逻辑实验课第十二次作业,基于Verilog的Clock时钟(Clock based on Verilog)
    2021-03-11 15:03:46下载
    积分:1
  • 产生伪的VHDL语言程序
    伪随机m序列产生的VHDL语言程序- program in VHDL language for generating pseudo-random m sequence
    2022-02-05 15:49:12下载
    积分:1
  • textiowrite
    quartus ii 环境下,一个完整的利用TEXTIO仿真的源代码,包括读数据文件和输出数据到文件。(Under quartus ii environment, a complete simulation using TEXTIO source code, including reading data files and output data to a file.)
    2014-02-03 23:56:30下载
    积分:1
  • Decoder_CC_P
    Convolotional Decoding Based on Viterbi Algorithm
    2021-05-13 16:30:02下载
    积分:1
  • FIFO
    fifo异步串口收发程序 FPGA程序(fifo asynchronous serial transceiver)
    2014-05-07 21:28:49下载
    积分:1
  • Regs
    一个小寄存器堆,使用参数化编程,附有仿真代码,可直接在vivado(2018.2版本及以后)上运行(A small register heap, using parametric programming)
    2019-04-03 14:19:55下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载