登录
首页 » VHDL » Describes how to use VHDL language processor spi interface

Describes how to use VHDL language processor spi interface

于 2022-07-22 发布 文件大小:485.37 kB
0 83
下载积分: 2 下载次数: 1

代码说明:

介绍了如何用vhdl语言实现处理器的spi接口-Describes how to use VHDL language processor spi interface

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • 一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (mo...
    一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (model of) standard memory chip for storage.两种方式,包含testbench-Verilog language describes a synchronous fifo, including: Fifo using declared registers for storage and Fifo using (model of) standard memory chip for storage. In two ways, including Testbench
    2022-08-21 18:15:23下载
    积分:1
  • DAC1220
    高精度直流信号源,DAC1220,20位分辨率,双极性输出(High-precision DC source, DAC1220,20 bit resolution, bipolar output)
    2021-02-28 16:29:35下载
    积分:1
  • Verilog的150个经典设计实例
    Verilog经典实例.包括洗衣机红路灯、兹自动方麦基、等式子可用(Classic examples of Verilog. Including red street lights for washing machines, ZAM, equation availability)
    2021-03-17 16:49:20下载
    积分:1
  • 使用VHDL语言编程,烧录在芯片运行的倒数5秒响4声短铃最后一声长音的数字钟...
    使用VHDL语言编程,烧录在芯片运行的倒数5秒响4声短铃最后一声长音的数字钟-The use of VHDL language programming, burn in the chip to run the last 5 seconds short bell ring 4 final say sound a long tone of digital clock
    2022-06-20 16:23:08下载
    积分:1
  • Verilog-example-by-xiayuwen
    这本书是夏宇文老师在几年前编写的,非常是和初学者,里面有哦对verilog 的详细讲解(a book write by xiyuwen ,This book provides a detailed explanation of verilog )
    2012-01-03 19:02:58下载
    积分:1
  • 用VHDL语言实现CPLD(EPM240T100C5组成)串口接收程序
    利用VHDL实现CPLD(EPM240T100C5)的串口接收程序-Using VHDL realize CPLD (EPM240T100C5) the serial receive procedure
    2022-05-20 12:04:11下载
    积分:1
  • Verilog-Files---551
    Programmable IIR Filter written in Verilog and its respective modules.
    2014-05-30 03:46:09下载
    积分:1
  • MAC
    this is a Multiplier and Accumulate (MAC). written in VHDL
    2010-08-09 23:40:46下载
    积分:1
  • vhdl的源文件调试 !!!!!!!! flv视频
    vhdl的源文件调试 !!!!!!!! flv视频-VHDL source file debugging! ! ! ! ! ! ! ! flv video
    2023-03-14 10:50:04下载
    积分:1
  • DDC
    verilog语言实现的数字下变频设计。 在ALTERA的QUARTUS ii下实现。实用,好用。(Verilog language implementation of the digital down-conversion design. ALTERA at the implementation of QUARTUS ii. Practical, easy to use.)
    2009-03-23 20:42:56下载
    积分:1
  • 696518资源总数
  • 105267会员总数
  • 12今日下载