登录
首页 » VHDL » 用VHDL语言实现CPLD(EPM240T100C5组成)串口接收程序

用VHDL语言实现CPLD(EPM240T100C5组成)串口接收程序

于 2022-05-20 发布 文件大小:197.03 kB
0 66
下载积分: 2 下载次数: 1

代码说明:

利用VHDL实现CPLD(EPM240T100C5)的串口接收程序-Using VHDL realize CPLD (EPM240T100C5) the serial receive procedure

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • seven_persons
    自己写的7人表决器的verilog程序,实现4人以上通过则通过的功能。(Seven people to write their own voting machine verilog program to achieve four or more people pass through function.)
    2013-08-10 07:15:06下载
    积分:1
  • fifo
    高速FIFO,verilog设计。速度高达130Mhz(High-speed FIFO, verilog design. Speed up to 130MHz)
    2007-08-22 10:48:45下载
    积分:1
  • verilog 232串口收发程序 在开发板上测试成功过
    verilog 232串口收发程序 在开发板上测试成功过-verilog 232 serial port transceiver program already had some success in the development of on-board test ^ ^
    2022-02-11 11:33:57下载
    积分:1
  • uart
    说明:  fpga串口收发完整程序,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
    2020-06-20 17:00:02下载
    积分:1
  • VhdlGoldenReferenceGuide
    Vhdl Golden Reference Guide.pdf
    2021-04-23 10:18:48下载
    积分:1
  • verlog hdl brushless motor control procedures have been in ModelSim Simulation
    verlog hdl无刷电机控制程序,已在modelsim仿真-verlog hdl brushless motor control procedures have been in ModelSim Simulation
    2022-03-25 00:10:35下载
    积分:1
  • I2C
    K2FPGA开发板实验教程——I2C协议说明及verilog实现读写I2C器件,中文内涵代码,验证可用。(K2FPGA development board test tutorial- I2C protocol description and verilog read and write I2C devices, Chinese connotation code to verify availability.)
    2014-03-28 16:37:59下载
    积分:1
  • FPGAPPCI9054
    FPGA连接PCI9504的电路图。以及PCB文件(FPGA connected to the circuit diagram of the PCI9504. And PCB files)
    2012-10-22 15:29:00下载
    积分:1
  • 8位数字显示的简易频率计
    (1)能够测试10HZ~10MHZ的方波信号; (2)电路输入的基准时钟为1HZ,要求测量值以8421BCD码形式输出; (3)系统有复位键; (4)采用分层次分模块的方法,用Verilog HDL进行设计,并对各个模块写出测试代码; (5)具体参照说明文档(包含源代码,仿真图,测试波形,详细的设计说明)(A square wave signal capable of testing 10HZ~10MHZ; (2) the reference clock input by the circuit is 1HZ, and the measured value is output in the form of 8421BCD code; (3) the system has a reset key; (4) adopt the method of layering sub sub module and design with Verilog HDL; (5) write test simulation program.)
    2020-12-02 02:59:26下载
    积分:1
  • gg
    说明:  FPGA实现基带成型滤波器,升余弦滚降系数,多进制调制(FPGA)
    2010-12-20 17:55:18下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载