一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (mo...
于 2022-08-21 发布
文件大小:2.23 kB
0 52
下载积分: 2
下载次数: 1
代码说明：
一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (model of) standard memory chip for storage.两种方式,包含testbench-Verilog language describes a synchronous fifo, including: Fifo using declared registers for storage and Fifo using (model of) standard memory chip for storage. In two ways, including Testbench
下载说明：请别用迅雷下载，失败请重下，重下不扣分！
发表评论
