登录
首页 » VHDL » FPGA控制AG9226代码

FPGA控制AG9226代码

于 2022-07-21 发布 文件大小:5.28 MB
0 69
下载积分: 2 下载次数: 1

代码说明:

FPGA控制AG9226进行采样的代码,并用signaltap测试了一下其正确性

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • mun_base
    adfvff f fdfs f dvdsz dz vdzsvd hdfdgvaz
    2019-03-28 07:33:03下载
    积分:1
  • Verilog code for RS
    Verilog code for RS-(255,239) encoder.
    2022-02-02 19:13:13下载
    积分:1
  • quartusII的环境下的基于Ep3C10144的KeyBoard程序
    quartusII的环境下的基于Ep3C10144的KeyBoard程序-quartesII of the environment based on the KeyBoard program Ep3C10144
    2023-06-25 19:20:05下载
    积分:1
  • hssdrc IP核的可配置的通用SDRAM控制器的自适应银行…
    HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline. HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim. HSSDRC IP core is licensed under MIT License
    2022-09-20 22:10:03下载
    积分:1
  • 初学VHDL有用的,了解后对复杂设计有很大帮助.
    初学VHDL有用的,了解后对复杂设计有很大帮助.-VHDL beginner useful understanding of the complexity of the design has been inspired by them.
    2022-08-10 16:58:07下载
    积分:1
  • 基于dds的波形发生器
    说明:  DDS的基本原理主要由五部分组成,分别是;相位累加器,正弦波形存储器,数模转换器,低通滤波器和时钟,将相位累加器输出的数据作为地址,用来查询表的数据,将取出的正弦数据通过数模转换器输出模拟信号,模拟信号再通过一个低通滤波器输出纯净的正弦波信号。(The basic principle of DDS is mainly composed of five parts: phase accumulator, sinusoidal waveform memory, digital to analog converter, low-pass filter and clock. The output data of phase accumulator is used as address to query the data of table. The extracted sinusoidal data is output analog signal through digital analog converter, and the analog signal is output pure sine through a low-pass filter Wave signal.)
    2020-09-16 23:34:30下载
    积分:1
  • audio_verilog
    AUDIO音频模块AN831的录音及播放FPGA代码,测试通过(AUDIO audio module AN831 recording and playback of FPGA code, the test passed)
    2020-09-12 09:27:58下载
    积分:1
  • Opencore的IP Core,有实际合成过,可以用,大家参考
    Opencore的IP Core,有实际合成过,可以用,大家参考-Opencore of the IP Core, there is a practical synthesis that we could use, we refer to see
    2022-01-22 05:22:44下载
    积分:1
  • HDB3-VHDL-code
    HDB3的VHDL语言描述,注释在文件内(HDB3 source code in VHDL)
    2020-12-01 20:19:27下载
    积分:1
  • 采用Verilog HDL硬件语言设计,实现基本的公用电话计费功能,设计完整....
    采用Verilog HDL硬件语言设计,实现基本的公用电话计费功能,设计完整.-Using Verilog HDL language hardware design, the realization of the basic public telephone billing function, design integrity.
    2022-02-25 23:14:29下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载