登录
首页 » Verilog » AXI协议的slave的verilog实现

AXI协议的slave的verilog实现

于 2022-07-20 发布 文件大小:1.65 MB
0 92
下载积分: 2 下载次数: 2

代码说明:

AXI(Advanced eXtensible Interface)是一种总线协议,该协议是ARM公司提出的AMBA(Advanced Microcontroller Bus Architecture)3.0协议中最重要的部分,是一种面向高性能、高带宽、低延迟的片内总线。它的地址/控制和数据相位是分离的,支持不对齐的数据传输,同时在突发传输中,只需要首地址,同时分离的读写数据通道、并支持Outstanding传输访问和乱序访问,并更加容易就行时序收敛。AXI 是AMBA 中一个新的高性能协议。AXI 技术丰富了现有的AMBA 标准内容,满足超高性能和复杂的 请点击左侧文件开始预览 !预览只提供20%的代码片段,完整代码需下载后查看 加载中 侵权举报

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • Amp-diagrams_pack
    Diagram and how-to-make instructions pack of 6 diferent Amplifiers
    2010-10-24 18:40:43下载
    积分:1
  • sp605_BRD_rdf0033_13.2_c
    spartan605评估板测试代码。xilinx官方资料(spartan605 uation board test code)
    2014-12-23 22:27:45下载
    积分:1
  • viterbi_msk
    连续相位调制CPM信号的viterbi编解码(MSK viterbi decode)
    2012-10-29 23:07:38下载
    积分:1
  • 如何提取嘴唇检测
    你好 附上有不同的图像搜索可用的链接的所有图像。
    2022-09-28 16:50:04下载
    积分:1
  • AD_FIFO
    简单的Verilog程序,针对音频实验板的AD到DA调通试验,下载执行前请按照自己试验环境更改设置(Simple Verilog program for test the AD to DA loop of universal audio test platform. Please configure it according to the test environment before download and implement the program to FPGA)
    2013-01-26 00:47:37下载
    积分:1
  • (15-7-2)BCH
    Verilog HDL 语言编写的(15,7,2)BCH编码和译码功能(Verilog HDL language (15,7,2) BCH encoding and decoding functions)
    2020-10-29 11:19:57下载
    积分:1
  • Practical-Statecharts-in-C-and-CPP
    QP编程创始人所著的介绍QP编程思想的书,中文版。QP是用于嵌入式中状态机编程的开源软件。(QP programming book written by the founder of the introduction of QP programming ideas, and Chinese version. QP is open source software for embedded state machine programming.)
    2015-03-07 18:00:15下载
    积分:1
  • DDS_Power
    FPGA上的VERILOG语言编程。通过查找表实现直接数字频率合成。在主控部分通过键盘选择正弦波,方波,三角波,斜波,以及四种波形的任意两种的叠加,以及四种波形的叠加;通过控制频率控制字C的大小,以控制输出波形频率,实现1Hz的微调;通过地址变换实现波形相位256级可调;通过DAC0832使波形幅值256级可调;通过FPGA内部RAM实现波形存储回放;并实现了每秒100HZ扫频。(FPGA on the verilog language programming. Lookup table through direct digital frequency synthesis. In part through the control of the keyboard to choose sine, square, triangle wave, sloping wave, and four arbitrary waveform two superposed and the stack of four waveform; by controlling the frequency control word on the size, in order to control the output waveform frequency, 1 Hz to achieve the fine-tuning; Address transform through waveform phase adjustable 256; DAC0832 so through waveform amplitude adjustable 256; FPGA through internal RAM to the waveform storage intervals; and achieve a 100 per second sweep 9999.)
    2007-04-17 23:43:32下载
    积分:1
  • vmm_log
    vmm log 验证平台,采用vmm搭建 (vmm log verification platform, built by vmm)
    2011-04-30 20:02:06下载
    积分:1
  • CH03_RGMII_UDP_TEST
    基于RGMII的UDP网络数据通信,学习FPGA的千兆以太网通信(RGMII based UDP network data communication, learning FPGA Gigabit Ethernet communications)
    2017-09-11 23:04:19下载
    积分:1
  • 696518资源总数
  • 105250会员总数
  • 16今日下载