登录
首页 » VHDL » 用硬件描述语言编程实现减法器,实现两个操作数的减法

用硬件描述语言编程实现减法器,实现两个操作数的减法

于 2022-06-29 发布 文件大小:24.65 kB
0 115
下载积分: 2 下载次数: 1

代码说明:

用硬件描述语言编程实现减法器,实现两个操作数的减法-Using hardware description language programming subtraction, and the achievement of the two operands of the subtraction

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • second7-02
    在quartusII环境下采用对编解码芯片HD6408和HD6409驱动的方式实现曼彻斯特编解码(Environment in quartusII codec chip used on the HD6408 and HD6409-driven way to achieve encoding and decoding of Manchester)
    2020-11-02 10:19:53下载
    积分:1
  • SPI的VHDL程序,经过quartus验证的,不错!
    SPI的VHDL程序,经过quartus验证的,不错!-SPI of the VHDL program, after verification quartus, yes!
    2022-12-07 04:00:03下载
    积分:1
  • Classic_Manual_Verilog_programming_language
    Verilog编程语言经典手册Classic Manual Verilog programming language(Verilog programming language classic manual Classic Manual Verilog programming language)
    2010-07-30 09:31:49下载
    积分:1
  • 可在FPGA上运行的8051 IP core,是学习FPGA及SPOC的好资料。
    可在FPGA上运行的8051 IP core,是学习FPGA及SPOC的好资料。-FPGA can be run on 8051 IP core, is to learn from FPGA and SPOC good information.
    2022-03-26 18:10:19下载
    积分:1
  • E VHDL数字电路设计
    VHDL数字电路设计的电子书,很好的学习材料-VHDL digital circuit design of e-books, very good learning materials
    2023-01-18 23:30:04下载
    积分:1
  • calibration
    CS5460校准程序,控制器为C8051F310,SPI通信协议,可以作为电表芯片示例(CS5460 calibration procedure, the controller for the C8051F310, SPI communication protocol, as the meter chip sample)
    2011-08-05 00:42:09下载
    积分:1
  • 这是一个基于可编程逻辑器件的程序,用来实现自动转换量程频率计控制器,该程序在可以再仿真器上仿真实现...
    这是一个基于可编程逻辑器件的程序,用来实现自动转换量程频率计控制器,该程序在可以再仿真器上仿真实现-This is a programmable logic device based on the procedures used to automatically convert the frequency range of the controller, the program can be in the simulation simulator
    2022-01-25 16:20:03下载
    积分:1
  • 20190718
    说明:  uart implementation and documentation, this describes the basic steps in building your own uart module on verilog and programming them on an fpga device
    2020-06-21 21:40:01下载
    积分:1
  • THU微纳电子系ic设计课程大作业CNN
    说明:  THU微纳电子系ic设计课程大作业,使用verilog实现CNN加速器,含一层卷积和池化,仿真通过。(a CNN accelerator written in VerilogHDL, including one conv layer and one pooling layer, simulation passed)
    2020-07-06 20:18:57下载
    积分:1
  • 总结设计中的重点及注意的地方,常出现错误的地方等。
    总结设计中的重点及注意的地方,常出现错误的地方等。-Summarize the design of the focus and attention of local, often the wrong place and so on.
    2022-08-24 04:12:36下载
    积分:1
  • 696518资源总数
  • 106253会员总数
  • 14今日下载