登录
首页 » Verilog » 用verilog读取陀螺仪数据并显示

用verilog读取陀螺仪数据并显示

于 2022-06-03 发布 文件大小:3.08 MB
0 55
下载积分: 2 下载次数: 1

代码说明:

  采用50Mhz时钟,对能发送串口数据的mcu6050进行数据的读取与处理。采用8段数码管作为显示模块通过fpga处理后的数据直接显示到数码管

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • A4_Oscilloscope_Top
    数字示波器实验,利用AD、DA和VGA三个外设来实现简易示波器,DA外设发送正弦波给AD外设,AD外设解析成数字信号将数据送给VGA外设进行显示。在VGA上可以看到DA外设发送的波形、波形频率和波形峰峰值。(In the experiment of digital oscilloscope, AD, DA and VGA are used to realize simple oscilloscope. DA peripheral transmits sine wave to AD peripheral. AD peripheral resolves into digital signal and sends data to VGA peripheral for display. The waveform, waveform frequency and peak value of DA peripheral can be seen on VGA.)
    2019-03-13 10:45:10下载
    积分:1
  • iq_balance
    调整iq幅度不平衡的模块,可以解决载漏和边带问题。(Iq amplitude imbalance adjustment module can be resolved carrier and sideband leakage problems.)
    2021-04-23 17:48:47下载
    积分:1
  • 移位寄存器(右移和左移)
    module shiftrne(R,L,E,w,Clock,Q);   parameter n=4;   input [n-1:0]R;   input L,E,w,Clock;   output reg [n-1:0]Q;   integer k;      always@(posedge Clock)   begin     if(L)         Q
    2023-08-01 00:40:03下载
    积分:1
  • Four-controllable-counter
    说明:  功能是(用Verilog语言的,内有比较详细的注释): (1)计数器的功能是从0到9999计数,并能以十进制数的形式在七段数码管上显示出来(包括七段数码管显示模块). (2)该计数器有一个1个nclr和一个adj_plus端,在控制信号的作用下(见下表),计数器具有复位、增或减计数、暂停的功能。编写以上的程序的完整模块. 计数器的功能表 nclr adj_minus 功 能 0 0 复位为0 0 1 递增计数 1 0 递减计数 1 1 暂停计数 (Function is (with Verilog language, the more detailed comments): (1) counter function is from 0 to 9999 counts, and are able to form a decimal number on the seven-segment LED display (including the seven-segment LED display module). (2) The counter has a one nclr and a adj_plus side, under the action of the control signal (see below), the counter has reset, increase or decrease of count pause function. Complete the preparation of the above program modules. Counter function menu nclr adj_minus reset 0 0 0 0 1 1 0 counts counting suspended Count 1 1)
    2011-03-01 22:47:51下载
    积分:1
  • uart_test
    用于实现上位机与下位机之间通过RS232协议来进行通讯。(It is used to realize communication between upper computer and lower computer through RS232 protocol.)
    2019-03-13 14:15:24下载
    积分:1
  • verilog UART 波特率
    该文档里面包含了通过用Verilog编写的串口通信程序,最重要的是代码中涉及并计算出了波特率的可调整性,比如一些常见的波特率:9600、115200等,该代码已在实验中验证了它的可行性。
    2022-03-13 13:59:18下载
    积分:1
  • 4x4-key
    4*4键盘小程序 两种算法内附检查LED(4* 4 keyboard applet containing two algorithms check the LED)
    2013-07-28 22:19:49下载
    积分:1
  • cnt60
    六十进制计数器,VHDL编写的计数器,本科电子的可能有些实验可以用到(counter Possible experiments of undergraduate electronics can be used)
    2021-04-07 11:59:01下载
    积分:1
  • multi_booth
    说明:  基于quartus的布斯乘法器的verilog 实现。布斯乘法算法是计算机中一种利用数的2的补码形式来计算乘法的算法。该算法由安德鲁·唐纳德·布斯于1950 年发明,当时他在伦敦大学伯克贝克学院做晶体学研究。布斯曾使用过台式计算器,由于用这种计算器来做移位计算比加法快,他发明了该算法来加快计算速度。(The verilog codes of booth multiplier based on quartus. Booth multiplication algorithm is a computer algorithm using the complement form of number 2 to calculate the multiplication. The algorithm was invented in 1950 by Andrew Donald booth, who was working on crystallography at birkbeck college, university of London. Booth used a desktop calculator, and because it was faster to do shifts than to add, he invented the algorithm to speed up the calculations.)
    2019-01-06 10:03:08下载
    积分:1
  • suoxianghuan
    常用的锁相环技术,此程序是我在设计高频电路中运用的,具体见程序,经调试无问题(Commonly used phase-locked loop technology, this program is in the design I used in high-frequency circuits, see the specific procedures, no problem by debugging)
    2008-08-19 12:02:31下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载