登录
首页 » VHDL » 硬件描述语言,verilog HDL,实现了解码器的设计

硬件描述语言,verilog HDL,实现了解码器的设计

于 2022-06-03 发布 文件大小:1.19 kB
0 67
下载积分: 2 下载次数: 1

代码说明:

硬件描述语言,verilog HDL,实现了解码器的设计-hardware description language, verilog HDL, the decoding of Design

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • shuzijishiqi
    基于VHDL的数字计时器,手动可控正计时和倒计时(含复位键和使能键)(VHDL-based digital timer and countdown timer being controlled manually (with the reset button and enable key))
    2016-12-05 19:57:07下载
    积分:1
  • 一个模拟视频输入转VGA视频输出的Verilog程序,视频解码芯片采用ADV7181B,VGA DAC采用ADV7123,强力推荐...
    一个模拟视频输入转VGA视频输出的Verilog程序,视频解码芯片采用ADV7181B,VGA DAC采用ADV7123,强力推荐-an analog video input to VGA video output Verilog procedures, Video decoder chip used ADV7181B, VGA DAC used ADV7123, strongly recommended!
    2022-03-07 12:48:23下载
    积分:1
  • Interleaver
    基于FPGA实现交织 在通信中交织的算法 已在板上通过测试(based on FPGA to Interleaver)
    2018-02-01 20:54:13下载
    积分:1
  • mdct_latest.tar
    mdct, it contains DOC,MATLAB,source,synthesis.
    2009-12-11 14:15:39下载
    积分:1
  • xiaomi
    新版 小米抢购器 -源码 已经测试,代码很有用,已经抢了好几个小米3了,希望对大家有用(The new millet to snap up- source Have test, the code is useful, has robbed several millet 3, hope useful for everyone)
    2014-01-08 18:26:40下载
    积分:1
  • a2013_TCAS_NB-LDPC_decoder
    Design of a GF(64)-LDPC Decoder Based on the EMS Algorithm
    2016-06-17 18:04:14下载
    积分:1
  • 基于VHDL的rsc(7,5)递归卷积编码器
    rsc递归卷积编码器是turbo码的分量编码器,递归相对于普通的卷积码多了一个反馈,拥有更好地重量谱分布和更加的误码率特性,且码率越高,信噪比越低其优势越明显。利用D触发器组成的rsc生成器,逻辑思维简单,里面包含有测试波形以及测试的结果
    2022-06-28 16:38:10下载
    积分:1
  • encoder_Z64_all_rate
    Wimax矩阵的LDPC编码器,已通过modelsim仿真测试,并前在altera的FPGA板上通过测试,码率5/6,可进入代码内部修改参数,支持2/3,3/4其他2个码率,数据吞吐量为700M(Wimax based LDPC encoder, modelsim simulation passed, also passed on altera FPGA board, code rate 5/6, also support 2/3,3/4, throughout 700m)
    2012-03-19 09:44:32下载
    积分:1
  • gtx_aurora_zc706_example
    Aurora 8B/10B协议是Xilinx公司针对高速传输开发的一种可裁剪的轻量级链路层协议,通过一条或多条串行链路实现两设备间的数据传输。协议Aurora协议可以支持流和帧两种数据传输模式,以及全双工、单工等数据通信方式。(The Aurora 8B / 10B protocol is a tailor-made lightweight link layer protocol developed by Xilinx for high-speed transmission that enables data transfer between two devices over one or more serial links. Protocol Aurora protocol can support two data transfer modes, stream and frame, as well as full-duplex, simplex and other data communications.)
    2018-01-23 08:53:37下载
    积分:1
  • 1.初始状态为4个方向的红灯全亮,时间1秒。 2.东、西方向绿灯亮,南、北方向红灯亮。东、西方向通车,时间30秒。 3.东、西方向黄灯闪烁,南、北方...
    1.初始状态为4个方向的红灯全亮,时间1秒。 2.东、西方向绿灯亮,南、北方向红灯亮。东、西方向通车,时间30秒。 3.东、西方向黄灯闪烁,南、北方向红灯亮。时间2秒。 4.东、西方向红灯亮,南、北方向绿灯亮。南、北方向通车,时间15秒。 5.东、西方向红灯亮,南、北方向黄灯闪烁。时间2秒。 6.返回2,继续运行。 -1. Initial state for four whole direction of the red lights lit up, a second time. 2. East and West to the green, in the south, north to the red light. West and the East to open in time for 30 seconds. 3. East and West to the blinking yellow light, in the south, north to the red light. Time 2 seconds. 4. East and West to the red light, in the south, north to the green. South and North to the opening time of 15 seconds. 5. East and West to the red light, in the south, north to the flashing yellow light. Time 2 seconds. 6. Return 2, continued to operate.
    2023-01-12 03:20:04下载
    积分:1
  • 696518资源总数
  • 104787会员总数
  • 23今日下载