登录
首页 » VHDL » Xilinx V5 FPGA详细规格、编程FPGA参考,系统设计…

Xilinx V5 FPGA详细规格、编程FPGA参考,系统设计…

于 2022-04-28 发布 文件大小:1.62 MB
0 54
下载积分: 2 下载次数: 1

代码说明:

detailed spec for Xilinx V5 FPGA, reference for programming of FPGA, system designer or ASIC designer.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • altfp_matrix_mult
    浮点数 矩阵乘法模块 verilog语言编写 可直接调用(Floating-point matrix multiplication module can directly call verilog language)
    2013-12-18 15:08:36下载
    积分:1
  • 用VHDL写的计算器,实现加减功能以及VGA显示功能,适合VHDL初学者使用。...
    用VHDL写的计算器,实现加减功能以及VGA显示功能,适合VHDL初学者使用。-VHDL write calculators, Modified functions and achieve VGA display, VHDL for beginners.
    2022-06-12 21:10:47下载
    积分:1
  • dds32_1
    说明:  频率合成器实例模块设计。频率分辨率为32位DDS的VHDL程序(Frequency synthesizer module design example. 32-bit DDS frequency resolution of the VHDL program)
    2011-04-14 13:45:22下载
    积分:1
  • Interpolation-in-Digital-Modems
    Farrow 滤波器设计经典文章,作者是:FM.Gardner,farrow滤波器设计的始祖,经典值得推荐!(两篇文章)(Farrow filter design classic article, the author is: FM.Gardner, farrow filter design ancestor, classic worth recommending! (Two articles))
    2013-11-15 17:57:22下载
    积分:1
  • 680605rece_7E
    hdlc协议的相关程序,用verilog语言编写,供大家交流学习(hdlc protocol procedures using Verilog language for the exchange of learning)
    2013-01-18 00:53:58下载
    积分:1
  • Fun little FPGA that plays a portion of Habanera
    Fun little FPGA that plays a portion of Habanera
    2022-03-20 13:10:02下载
    积分:1
  • Verilog 下 16位除法算法程序,高精度,固定17个时钟周期
    Verilog 下 16位除法算法程序,高精度,固定17个时钟周期-Verilog under 16 division algorithm procedures, high-precision, fixed in 17 clock cycles
    2022-01-27 13:18:06下载
    积分:1
  • SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字....
    SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字.-SED1330/1335/1336/E1330 LCD controller and the source of 51 Series procedures. LCD procedures, and show pictures of Chinese characters.
    2022-01-25 22:11:23下载
    积分:1
  • OFDM
    :采用FPGA来实现一个基于OFDM技术的通信系统中的基带数据处理部分,即调制解调器。其中发射部分的调制器包括:信道编码(Reed-Solomon编码),交织,星座映射,FFT和插入循环前缀等模块。我另外制作了相应的解调器,可以实现上述功能的逆变换。(: Using FPGA to implement a technology-based OFDM communication systems in base-band data processing part of the modem. One part of the modulator launch include: channel coding (Reed-Solomon coding), interleaving, constellation mapping, FFT and cyclic prefix insertion modules. I also produced a corresponding demodulator can achieve the above-mentioned inverse transform function.)
    2009-04-16 12:28:17下载
    积分:1
  • VGA_DE2_6V
    VGA显示彩条DE2_70开发板 验证过的(VGA display color bar DE2_70 development board validated)
    2014-01-07 15:52:09下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载