登录
首页 » VHDL » Verilog 下 16位除法算法程序,高精度,固定17个时钟周期

Verilog 下 16位除法算法程序,高精度,固定17个时钟周期

于 2022-01-27 发布 文件大小:142.80 kB
0 147
下载积分: 2 下载次数: 1

代码说明:

Verilog 下 16位除法算法程序,高精度,固定17个时钟周期-Verilog under 16 division algorithm procedures, high-precision, fixed in 17 clock cycles

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • bp
    说明:  基于BP算法的LDPC译码程序,采用vhdl语言,bp算法(BP algorithm based on LDPC decoding program using vhdl language, bp algorithm)
    2016-04-12 16:59:55下载
    积分:1
  • agc_gen2
    AGC(自动增益放大) Verilog代码 设计可以参考 第二部分(AGC (automatic gain control) can refer to the Verilog code design )
    2015-04-14 01:17:31下载
    积分:1
  • NIOS_TIMER
    很不错的资源哦,这是我在实验室当年总结的关于nios timer的程序段(nios timer)
    2014-06-18 09:13:42下载
    积分:1
  • demo
    NiosII的C代码,包括网卡,lcd,usb,串口,按键.(NiosII C code, including network cards, lcd, usb, serial, key.)
    2013-07-19 11:17:29下载
    积分:1
  • rough22
    采用倍频及1/3、1/12倍频绘制的路面不平度频谱图(自编)(Using octave and 1/3, 1/12 octave drawn road roughness spectrum (self))
    2013-09-10 16:50:13下载
    积分:1
  • cmos-Digital-design
    The deep lecture notes for basic digital system for cmos design
    2012-07-29 17:51:26下载
    积分:1
  • FPGA
    基于FPGA与LM4550B的AC97软声卡VHDL语言驱动,版本2.0-FPGA-based soft and LM4550B the AC97 sound card driver VHDL language, version 2.0
    2022-10-28 20:25:03下载
    积分:1
  • 5408A
    The SPFD5408A, a 262144-color System-on-Chip (SoC) driver LSI designed for small and medium sizes of TFT LCD display, is capable of supporting up to 240xRGBx320 in resolution which can be achieved by the designated RAM for graphic data. The 720-channel source driver has true 6-bit resolution, which (The SPFD5408A, a 262144-color System-on-Chip (SoC) driver LSI designed for small and medium sizes of TFT LCD display, is capable of supporting up to 240xRGBx320 in resolution which can be achieved by the designated RAM for graphic data. The )
    2012-07-16 17:09:15下载
    积分:1
  • the CD
    本CD-ROM包括《Verilog-HDL实践与应用系统设计》一书中的全部例子,这些例子全部通过了验证。第七章以后的设计实例,不仅有Verilog-HDL的例子,也附了包括VB、VC++等源程序,甚至将DLL的生成方法也详尽地作了说明。 -the CD-ROM include "Verilog-HDL Practice and Application System Design," a book the whole Examples of these examples were passed certification. After the seventh chapter, a design example is not only Verilog-HDL example, the report include VB, VC and other source files, even DLL generator also described in detail.
    2023-04-27 17:15:04下载
    积分:1
  • DES加密算法的VHDL实现,采用流水线技术实现
    DES加密算法的VHDL实现,采用流水线技术实现(The VHDL implement of DES encrypt algorithmic)
    2020-07-01 03:00:02下载
    积分:1
  • 696518资源总数
  • 106242会员总数
  • 10今日下载