登录
首页 » VHDL » Based on quartus a 3

Based on quartus a 3

于 2022-03-14 发布 文件大小:521.00 B
0 56
下载积分: 2 下载次数: 1

代码说明:

基于quartus的3-8译码器,可作为大型系统的译码器模块-Based on quartus a 3-8 decoder can be used as large-scale system decoder module

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Spartan 3e
    Spartan 3e - Active Power Meter-Spartan 3e- Active Power Meter
    2022-02-28 11:45:02下载
    积分:1
  • 这是led流水灯的vhdl描述,很好的啊
    这是led流水灯的vhdl描述,很好的啊-led s hdl describe
    2022-07-02 00:45:42下载
    积分:1
  • Camera-Interface-Overview
    主要讲述了数码相机MIPI接口协议说明,工作模式及信号传输原理等(Camera Interface Overview)
    2014-01-20 22:19:32下载
    积分:1
  • pgaasm
    is61lv25616简单的verilog程序,完成sram读写 主要是基于FPGA(EP2C8Q208I8)下的SRAM驱动(1lv25616 simple verilog program, complete sram read and w1lv25616 simple verilog program, complete sram read)
    2017-06-19 13:08:08下载
    积分:1
  • Marquee with a program written in VHDL, and 60 binary counter program, one desig...
    一个用VHDL编写的跑马灯程序和60进制计数器的程序,一个是自己设计的一个是老师要求,都在实验箱上验证成功,希望对大家有所帮助。-Marquee with a program written in VHDL, and 60 binary counter program, one designed by one teacher asked, are in the experimental boxes proved to be successful, want to help everyone.
    2022-08-10 07:53:33下载
    积分:1
  • cc
    说明:  CC217编程序,verilog实现,串行输入串行输出(CC 217 program, to achieve Verilog, serial input serial output)
    2014-11-29 15:27:30下载
    积分:1
  • vhdl classic example
    vhdl经典实例――信号灯控制,入门者必须掌握-vhdl classic example-- to control lights, beginners must master
    2022-06-02 01:52:15下载
    积分:1
  • ditietickets
    利用VHDL语言实现地铁售票系统的设计。售票系统根据途经站数自动计算票价(Using VHDL language metro ticket system. Ticketing system automatically calculated according to the number of fares via station)
    2010-05-07 17:09:35下载
    积分:1
  • 介绍了光纤光栅感温火灾探测系统的应用原 理,并重点阐述了用CPLD 设计虚拟MC14499 器件模 块,给出并解释了用Verilog HDL 语言实现的...
    介绍了光纤光栅感温火灾探测系统的应用原 理,并重点阐述了用CPLD 设计虚拟MC14499 器件模 块,给出并解释了用Verilog HDL 语言实现的部分程 序和仿真测试结果。-Introduction of Fiber Bragg Grating temperature fire detection system principles, and focuses on the use of CPLD design virtual MC14499 device module, are given and explained using the Verilog HDL language to achieve some of the procedures and simulation test results.
    2022-03-01 16:23:41下载
    积分:1
  • sin_10k
    基于FPGA的利用rom进行查询的方式生成一个频率为10KHZ的sin信号,编译成功,并实现功能仿真。(Query based on the the FPGA use of rom generate a frequency of 10 kHz sin signal, compiled successfully and to achieve functional simulation.)
    2013-04-23 10:47:17下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载