登录
首页 » VHDL » 在 VHDL 乒乓 P 楚方法之后写的定时器模块

在 VHDL 乒乓 P 楚方法之后写的定时器模块

于 2022-03-06 发布 文件大小:3.02 kB
0 95
下载积分: 2 下载次数: 1

代码说明:

这是一个简单的定时器模块使用计数器

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • 比较适合初学学者,而且比较基础。描述的不全面,先看看吧...
    比较适合初学学者,而且比较基础。描述的不全面,先看看吧-it‘s best book for beginner!
    2022-01-22 16:09:31下载
    积分:1
  • 3
    说明:  利用vhdl语言编写的译码器程序,采用两种不同方式(The use of language decoder vhdl program, using two different ways)
    2009-11-17 13:14:45下载
    积分:1
  • sixlift
    一个数字电路设计:六层电梯自动运行的VHDL程序(a digital circuit:sixlift design)
    2013-05-02 19:31:59下载
    积分:1
  • 7 digital display decoder design 7 Digital is pure combinational circuits, usual...
    7段数码显示译码器设计7段数码是纯组合电路,通常的小规模专用IC,如74或4000系列的器件只能作十进制BCD码译码,然而数字系统中的数据处理和运算都是二进制的,所以输出表达都是十六进制的,为了满足十六进制数的译码显示,最方便的方法就是利用译码程序在FPGA/CPLD中来实现。例子作为七段译码器,输出信号LED7S的7位分别接数码管的7个段,高位在左,低位在右。例如当LED7S输出为“1101101”时,数码管的7个段g、f、e、d、c、b、a分别接1、1、0、1、1、0、1;接有高电平的段发亮,于是数码管显示“5”。-7 digital display decoder design 7 Digital is pure combinational circuits, usually of small-scale dedicated IC, such as 74 or 4000 Series devices can only be used to decimal BCD decoder, but digital systems in the data processing and computing are binary, so the output expression are hexadecimal, and hexadecimal number in order to meet the needs of the decoding shows that the most convenient way is to use decoding process in FPGA/CPLD in to achieve. Seven-Segment decoder as an example, the output signal of the seven were LED7S access digital pipe 7 above, high in the left, low in the right. For example, when LED7S output as
    2022-08-11 21:55:01下载
    积分:1
  • polyphaseFIR_1v0
    polyphase fir dilter
    2016-02-19 21:32:07下载
    积分:1
  • cmp
    VHDL code comparator
    2012-06-26 18:50:52下载
    积分:1
  • 8051MCU in the FPGA to achieve the source code, using VHDL language
    8051MCU在FPGA上实现的源代码,用VHDL语言编写-8051MCU in the FPGA to achieve the source code, using VHDL language
    2022-02-22 06:28:53下载
    积分:1
  • 2022-03-20 01:15:24下载
    积分:1
  • 08EE06EDA 实验 4(VHDL 状态机设计_序列检测器)6/7/2008
    08EE06EDA 实验 4(VHDL 状态机设计_序列检测器)6/7/2008-design thesis requirement by vhdl
    2022-03-29 09:41:25下载
    积分:1
  • 61EDA_C2212
    红色飓风II开发板USB2FPGA USB驱动程序,由verilog编写,包括源码和FIFO测试程序(Red Hurricane II development board USB2FPGA USB driver from verilog preparation, including source code and test procedures FIFO)
    2013-05-30 14:22:07下载
    积分:1
  • 696518资源总数
  • 105336会员总数
  • 21今日下载