登录
首页 » VHDL » 08EE06EDA 实验 4(VHDL 状态机设计_序列检测器)6/7/2008

08EE06EDA 实验 4(VHDL 状态机设计_序列检测器)6/7/2008

于 2022-03-29 发布 文件大小:22.25 kB
0 64
下载积分: 2 下载次数: 1

代码说明:

08EE06EDA 实验 4(VHDL 状态机设计_序列检测器)6/7/2008-design thesis requirement by vhdl

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VGA显示驱动程序编写的Verilog HDL
    用Verilog HDL编写的VGA显示驱动程序-Verilog HDL prepared with VGA display driver
    2022-03-19 09:42:23下载
    积分:1
  • Describes how to use VHDL language processor spi interface
    介绍了如何用vhdl语言实现处理器的spi接口-Describes how to use VHDL language processor spi interface
    2022-07-22 21:57:12下载
    积分:1
  • halfband
    verilog写的39阶通带为20KHz的半带fir滤波器,经测试正确。(verilog halfband FIR)
    2020-12-25 14:29:04下载
    积分:1
  • 80211_Transmitter_VerilogHDL
    802.11a Transmitter implementation Using Verilog
    2021-01-20 15:28:41下载
    积分:1
  • DDC_Ver1.0
    数字下变频(DDC)在如今基于软件无线电的架构中对系统的整体性能决定性的影响,代码为基于Matlab的4通道DDC程序,程序中可以根据需要调节滤波器等参数评估DDC的性能对于使用FPGA实现DDC有较大的参考价值(Digital down conversion (DDC) in today' s architecture based on software radio system a decisive impact on the overall performance of the code for the 4-channel DDC Matlab-based program, the program can be adjusted according to filter parameters such as the use of performance assessment FPGA DDC DDC has achieved great reference value)
    2010-08-04 18:33:14下载
    积分:1
  • aurora_IP
    Aurora协议是一款高带宽、低成本、可扩展、框架简洁、适合点对点串行数据传输的协议。(Aurora protocol is a high-bandwidth, low-cost, scalable, simple framework for point to point serial data transfer protocol.)
    2017-03-10 17:16:22下载
    积分:1
  • I2C_master_code
    主要介绍,I2C总线主设备发送数据给从设备,代码实现是用Verilog语言实现的,对硬件设计者有很大好处(Introduces, I2C bus master to send data to the slave device, code is implemented in Verilog language, the hardware designer of great benefit)
    2011-07-12 14:31:11下载
    积分:1
  • ACO-OFDM
    ACO-OFDM sdakldjas seuekdsjakdnskd
    2021-04-13 22:58:55下载
    积分:1
  • VGA altera detailed description of the official routine Verilog code for a very...
    详细介绍了VGA官方例程Verilog代码,非常好很实用
    2022-08-21 17:43:09下载
    积分:1
  • Two_Port_RAM_lab
    Actel双端口存储;通过串口发送数据初始化RAM,然后通过串口返回到上位机的串口调试程序显示(通过串口发送数据初始化RAM,然后通过串口返回到上位机的串口调试程序显示)
    2009-04-03 16:20:30下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载