登录
首页 » VHDL » JPEG标准下图象压缩的vhdl实现工程,文件包括一个图像。

JPEG标准下图象压缩的vhdl实现工程,文件包括一个图像。

于 2022-02-24 发布 文件大小:254.34 kB
0 51
下载积分: 2 下载次数: 1

代码说明:

JPEG标准下图象压缩的vhdl实现工程,文件包括一个图像。-JPEG image compression standard works of VHDL realize that the document includes an image.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ADS8325caiyang konfgzhi
    ADS8325caiyang konfgzhi
    2023-04-14 05:15:03下载
    积分:1
  • std_ovl_v2p7_Feb2013
    目前最新的OVL库,里面是标准的ASSERTION模块,支持VHDL刚Verilog,最近在做AXI协议验证的时候用到,分享下(The latest OVL(open verification library),including all standard module of assertions(VHDL and Verilog). It can be used into AXI Protocl Verification. Just share with you guys.)
    2021-04-28 21:38:43下载
    积分:1
  • dual_ram
    说明:  FPGA和双端口RAM的DDS任意波形发生器的实现(FPGA and dual-port RAM of the DDS Arbitrary Waveform Generator)
    2009-07-27 16:32:36下载
    积分:1
  • PS2 source VHDL, and can be connected directly to the computer. So the mouse, ke...
    PS2的源代码VHDL语言实现,可以和计算机直接连接.做鼠标键盘接口.-PS2 source VHDL, and can be connected directly to the computer. So the mouse, keyboard interface.
    2022-11-10 10:10:04下载
    积分:1
  • y210
    三八译码器,四位加法器,EDA实验,用verilog编写(EDA experiment with verilog language)
    2017-10-30 20:14:30下载
    积分:1
  • xapp1251
    1. REVISION HISTORY 2. OVERVIEW 3. SOFTWARE TOOLS AND SYSTEM REQUIREMENTS 4. DESIGN FILE HIERARCHY 5. INSTALLATION AND OPERATING INSTRUCTIONS 6. SUPPORT
    2020-11-07 09:49:49下载
    积分:1
  • fpga VHDL语言,控制DDS产生频率可变的正弦波信号扫频
    fpga VHDL语言,控制DDS产生频率可变的正弦波信号扫频-FPGA VHDL DDS
    2022-06-29 15:53:56下载
    积分:1
  • DS28E01
    用verilog语言实现加密芯片DS28E01的调用操作命令。(Using Verilog language to achieve the encryption chip DS28E01 call operation commands.)
    2021-03-17 09:49:21下载
    积分:1
  • VHDLquartusmodelsim
    内容有VHDL语法总结及相应的实例应用,每个程序我都亲自试过,特别适合初学VHDL的同学们。常用的程序有 设计一个M序列发生器,M序列为“11110101”、 设计一个彩灯控制器,彩灯共有16个,每次顺序点亮相邻的四个彩灯,如此循环执行,循环的方向可以控制。设计一个跑马灯控制器。一共有8个彩灯,编号为LED0~LED7,点亮方式为:先从左往右顺序点亮,然后从右往左,如此循环往复等等。这些都是我在考试前熬夜总结的,很有用。如果配合开发板用的话,那就更好了 ( VHDL syntax summary content and the appropriate application instance, every program I have personally tried, especially for students of beginner VHDL. Common program has designed a sequence generator M, the M series is 11110101 , a lantern controller design, a total of 16 lights, each sequence of four adjacent lights lit, so the cycle execution cycle direction can be controlled. Marquee design a controller. A total of eight lights, numbered LED0 ~ LED7, the lighting way: first left to right order of light, and then right to left, so the cycle and so on. These are all I stay up all night before the exam summary, very useful. When combined with the development board, then so much the better )
    2016-05-15 14:51:51下载
    积分:1
  • 基于quartus 的一些程序 都是verilog 还是比较有用的
    基于quartus 的一些程序 都是verilog 还是比较有用的 -Based on some of the procedures Quartus Verilog are still quite useful
    2023-02-23 04:30:03下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载