登录
首页 » VHDL » DDS now to the use of more extensive relative bandwidth, frequency conversion ti...

DDS now to the use of more extensive relative bandwidth, frequency conversion ti...

于 2022-02-12 发布 文件大小:175.86 kB
0 55
下载积分: 2 下载次数: 2

代码说明:

DDS在现在运用月来越广泛,在相对带宽、频率转换时间、相位连续性、正交输出、高分辨力以及集成化等方面都远远超过了传统频率合成技术所能达到的水平,为系统提供了优于模拟信号源的性能。利用DDS技术可以很方便地实现多种信号。在FPGA上实现的DDS-DDS now to the use of more extensive relative bandwidth, frequency conversion time, phase continuity, quadrature output, high-resolution and integration, and other aspects far more than the traditional frequency synthesizer technology can achieve the level To provide a superior analog signal source performance. DDS technology can be used very easily to a variety of signal. FPGA Implementation of DDS

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 软件开发环境ISE 7.1i仿真环境:ModelSim SE 6…
    软件开发环境:ISE 7.1i 仿真环境:ModelSim SE 6.0 1. 这个实例实现通过ModelSim工具实现一个具有“百分秒,秒,分”计时功能的数字跑表; 2. 工程在project文件夹中,双击paobiao.ise文件打开工程; 3. 源文件在rtl文件夹中,paobiao.v为设计文件,paobiao_tb.tbw是仿真测试文件; 4. 打开工程后,在工程浏览器中选择paobiao_tb.tbw,在Process View中双击“Simulation Behavioral Model”选项,若正确安装ModelSim,系统将自动打开ModelSim进行行为仿真,运行仿真即可得到仿真结果。-Software development environment: ISE 7.1i simulation environment: ModelSim SE 6.01. Realize this instance through the ModelSim tool realize a
    2022-02-19 23:39:17下载
    积分:1
  • reverse-string
    programe reverse a string in c
    2015-04-13 17:09:26下载
    积分:1
  • hamid
    very nice program that i ensure anyone can use easily and will be efficient for hard project of elevator
    2009-07-26 13:27:38下载
    积分:1
  • uart
    一个实用的uart协议模块,使用verilog 实现(A practical uart protocol modules, use verilog to achieve)
    2013-07-25 11:43:34下载
    积分:1
  • 串口中断_niosII.rar 解压密码:www.21control.com
    串口中断_niosII.rar 解压密码:www.21control.com
    2023-01-05 21:10:04下载
    积分:1
  • FPGA中按键弹跳消除模块的研究与应用,原理和例子都非常好
    FPGA中按键弹跳消除模块的研究与应用,原理和例子都非常好-FPGA to eliminate bounce in key research and application modules, principles and examples are very good
    2022-02-20 02:12:06下载
    积分:1
  • verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用....
    verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用.-Verilog code. Certified success, as a standard cell library for the use of FPGA designers.
    2022-08-24 07:12:53下载
    积分:1
  • 是一个用vhdl语言编写的pwm程序,可以方便地用来和nios连接,实现对nios的功能扩展。...
    是一个用vhdl语言编写的pwm程序,可以方便地用来和nios连接,实现对nios的功能扩展。-is a VHDL language with the PWM procedures can be used to facilitate connections and nios, nios to achieve a functional extension.
    2022-07-11 04:57:55下载
    积分:1
  • 这里有一个实例
    here is a VHDL example
    2023-08-26 14:35:05下载
    积分:1
  • sram_060803
    SRAM的读写代码,对SRAM进行了乒乓操作,用VHDL语言进行设计,很有参考价值,甚至可以直接复制代码来进行自己的设计(SRAM read and write code, ping-pong operation carried out on the SRAM, using VHDL language design, of great reference value, or even directly copy the code to carry out their own designs)
    2020-12-04 10:39:24下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载