登录
首页 » VHDL » ask调制,基于VHDL仿真平台,解调同样给出,此程序经过验证

ask调制,基于VHDL仿真平台,解调同样给出,此程序经过验证

于 2022-02-07 发布 文件大小:94.75 kB
0 62
下载积分: 2 下载次数: 1

代码说明:

ask调制,基于VHDL仿真平台,解调同样给出,此程序经过验证-ask modulation, based on VHDL simulation platform, demodulator is the same, this procedure proven

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于FPGA实现数控机床高速运动的DDA设计
    本文利用FPGA 可以弥补硬件插补器的不足,是执行速度提高,且可与运动控制部分很好的集成,制成运动控制器,实现高速运动控制
    2022-03-10 10:19:20下载
    积分:1
  • divider
    用VERILOG实现一个被除数为8位、除数为4位的高效除法器(With VERILOG implement a dividend for the 8-bit, 4-bit effective divisor divider)
    2020-11-19 11:39:37下载
    积分:1
  • author: Richard Herveille
    -- WISHBONE revB2 compiant I2C master core -- -- author: Richard Herveille -- rev. 0.1 based on simple_i2c -- rev. 0.2 april 27th 2001, fixed incomplete sensitivity list on assign_dato process (thanks to Matt Oseman) -- rev. 0.3 may 4th 2001, fixed typo rev.0.2 txt -> txr -- rev. 0.4 may 8th, added some remarks, fixed some sensitivity list issues--- WISHBONE revB2 compiant I2C master core---- author : Richard Herveille-- rev. 0.1 based on simple_i 2c-- rev. 0.2 adolescence 27th 2001, fixed incomplete sensitivity list on assign_d ato process (thanks to Matt Oseman)-- rev. 0.3 m ay 4th 2001, fixed typo rev.0.2 txt-
    2022-03-20 23:45:27下载
    积分:1
  • tdma_code
    tdma参数化模块。可以自动生成2的n次的tdma哥时隙,用户可根据需要自己配置参数(tdma see the number of model lumps. 2 n basis following manner tdma chance possible 以自 dynamic generation, for root needed self-placement see number)
    2013-09-03 21:52:51下载
    积分:1
  • multiplier.tar
    用vhdl实现的booth算法乘法器,包含了multiplexer和rca adder,同时提供了一个测试文件,modelsim测试通过(Algorithm with a booth multiplier vhdl implementation, including a multiplexer and rca adder, while providing a test file, modelsim test pass)
    2021-04-14 13:18:55下载
    积分:1
  • Dc to use a very good book a very good use of books dc
    一个非常好的dc使用书籍 一个非常好的dc使用书籍-Dc to use a very good book a very good use of books dc
    2022-03-02 00:03:36下载
    积分:1
  • E1(一级欧洲传输标准)的VHDL
    E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)vhdl
    2022-04-22 01:03:35下载
    积分:1
  • AD9648_ver
    FPGA通过SPI总线配置AD采集芯片AD9648的程序,Verilog实现 (FPGA configuration via SPI bus chip AD9648 AD acquisition procedures, Verilog realization)
    2013-09-27 17:28:14下载
    积分:1
  • VerilogFreq-div
    Verilog分频程序原理讲解及代码.偶数倍分频奇数倍分频的原理和方法(Verilog divide the program explain the principle and code an even multiple of odd multiple of the principle of divide and divide)
    2013-01-21 21:45:08下载
    积分:1
  • 图书馆的IEEE
    LIBRARY IEEE USE IEEE.STD_LOGIC_1164.ALL USE IEEE.STD_LOGIC_ARITH.ALL USE IEEE.STD_LOGIC_UNSIGNED.ALL
    2022-03-24 00:58:30下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载