登录
首页 » VHDL » Verilog 编写的网卡DM9000A的IP核,altera公司寄的DE2系统中的源程序核...

Verilog 编写的网卡DM9000A的IP核,altera公司寄的DE2系统中的源程序核...

于 2022-02-06 发布 文件大小:15.90 kB
0 60
下载积分: 2 下载次数: 1

代码说明:

Verilog 编写的网卡DM9000A的IP核,altera公司寄的DE2系统中的源程序核-Verilog prepared DM9000A the IP core network card, altera company sent DE2 System source of nuclear

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vhdl经典源代码――vga控制,入门者必须掌握
    vhdl经典源代码――vga控制,入门者必须掌握-vhdl classical source code-- vga control, beginners must master
    2022-03-28 12:21:35下载
    积分:1
  • 2022-03-20 01:15:24下载
    积分:1
  • VHDL的食谱
    The VHDL Cookbook First Edition July, 1990 Peter J. Ashenden Dept. Computer Science University of Adelaide South Australia
    2023-02-13 13:30:04下载
    积分:1
  • FPGA simulation examples, Verilog coding, the process in detail, code easy to un...
    FPGA的仿真实例,Verilog代码编写,过程详尽,代码易懂。第二个文档-FPGA simulation examples, Verilog coding, the process in detail, code easy to understand. The second document
    2022-05-04 23:56:16下载
    积分:1
  • 可以用于按键去抖动的电路应用,采用vhdl编写
    可以用于按键去抖动的电路应用,采用vhdl编写-Button can be used to jitter circuit applications, the preparation of the use of VHDL
    2022-10-29 22:25:07下载
    积分:1
  • xc2s100E FPGA的原理图 给想涉足FPGA的新人参考
    xc2s100E FPGA的原理图 给想涉足FPGA的新人参考-xc2s100E FPGA schematic diagram of the FPGA would like to set foot in the new reference
    2023-05-12 14:50:04下载
    积分:1
  • digital_clock
    说明:  数字钟通过verilog实现,并且支持Modelsim仿真,通过实验验证(The digital clock is implemented by Verilog and supports Modelsim simulation)
    2020-06-18 05:00:02下载
    积分:1
  • VHDL Programing
    VHDL Programing
    2022-07-03 20:35:05下载
    积分:1
  • Applicable to FPGA
    适用于FPGA的SOPC方面的元器件添加,如COMPNENT-Applicable to FPGA-SOPC area to add components, such as COMPNENT
    2023-06-04 02:30:03下载
    积分:1
  • class-test
    自己编写的C++的类的测试程序,有详细的注注释,对初学者有很大帮助!!!(The own written C++ class test program, detailed annotation of Note of great help for beginners! ! !)
    2012-08-28 09:24:41下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载