登录
首页 » Verilog » 多周期cpu实现 计算机组成

多周期cpu实现 计算机组成

于 2022-01-26 发布 文件大小:5.81 MB
0 103
下载积分: 2 下载次数: 1

代码说明:

多周期CPU源代码 verilog 自己写的 有仿真 实现了22条指令 比较完善 计算机组成课上的作业 没有根据实验书写,是自己实现的,代码稍微繁杂

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sample_SPI
    这是一个瑞萨R78/G13的SPI演示程序,详细的放置了说明,很有用的源码(This is one of the SPI Renesas R78/G13 demonstration program, placed a detailed description of very useful source)
    2013-09-03 02:59:19下载
    积分:1
  • frequency
    数字频率计,测量范围0-1GHZ,测周测频自动转换,精度极高,花了很长时间,不过还是有一点点小问题,有待改进.(Digital frequency meter, range 0-1GHZ, automatic conversion measured weekly frequency measurement, high precision, took a long time, but still a little small problems to be improved.)
    2011-08-11 00:51:18下载
    积分:1
  • pdf
    说明:  一种基于FPGA的调频连续波方位向多通道 FMCW SAR的实时成像信号处理方法及FPGA,包 括:步骤一、计算重构矩阵;步骤二、重构方位向 多通道数据,包括:步骤2 .1、对各个通道的回波 数据沿方位向分别间隔补零,并进行方位向傅里 叶变换;步骤2 .2、将方位向傅里叶变换之后各个 通道方位向相同位置的点组合为一个向量并与 重构矩阵相乘,得到重构完成的方位向数据;(An azimuth multichannel FMCW based on FPGA FMCW SAR real-time imaging signal processing method and FPGA, package Including: Step 1: calculate the reconstruction matrix; step 2: reconstruct the orientation Multichannel data, including: step 2.1, echo of each channel The data is compensated with zero along the azimuth direction respectively, and the azimuth Fourier is carried out Step 2.2, after the azimuth Fourier transform The points of the same position in the channel azimuth are combined into a vector and are connected withThe reconstruction matrix is multiplied to get the reconstructed azimuth data Step 2.3. Repeat step 2.3 for the data of different distance gates)
    2020-02-07 19:47:41下载
    积分:1
  • dianzhen(ok)
    驱动8*8点阵块显示汉字,可以自己根据要显示的内容随意更改,已通过验证。(Blocks of 8* 8 dot matrix drive display Chinese characters, you can display the content according to their random changes, has been verified.)
    2010-12-28 16:42:07下载
    积分:1
  • 基于xc5vlx110t的硬件测试程序
    这是一个基于xc5vlx110t的硬件测试程序,包括waterled,独立拨码开关等,可以用于初学者熟悉FPGA下载流程和检测硬件是否状况良好,从而把更多地精力投入到逻辑设计上来,避免不必要的浪费
    2022-11-11 06:00:04下载
    积分:1
  • defog
    说明:  图像去雾算法FPGA实现,使用xilinx Vivado开发环境(Image dehazing algorithm FPGA implementation using xilinx Vivado development environment)
    2021-02-18 15:49:45下载
    积分:1
  • BPSK
    说明:  八相移键控调制的Verilog程序,给出了各个子模块的程序,实现了信号调制。(Eight-phase shift keying modulation of the Verilog program, each module is given the procedures, the signal modulation.)
    2011-02-24 13:15:15下载
    积分:1
  • 32_lvds_test
    说明:  Xilinx 公司Spartan-6系列FPGA实现LVDS,带Modelsim仿真文件,已综合。(Xilinx Spartan-6 Series FPGA implements LVDS with Modelsim simulation file, which has been synthesized.)
    2020-11-30 20:59:27下载
    积分:1
  • nor_flash_core
    Verilog实现的NOR FLASH控制器,基于M25P128开发,功能完整,简洁易懂,自用无问题。(Verilog implementations NOR FLASH controller, based M25P128 development, full-featured, easy to read, for personal use, no problem.)
    2021-03-09 14:09:27下载
    积分:1
  • xilinx平台DDR3设计教程之仿真篇_中文版教程
    DRD3在Xlinix平台上的设计教程以及仿真(DRD3 design tutorial and Simulation on Xlinix platform)
    2018-11-02 11:18:06下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载