登录
首页 » VHDL » 这篇文章主要是概要的阐述了如何使用

这篇文章主要是概要的阐述了如何使用

于 2022-01-26 发布 文件大小:8.94 kB
0 48
下载积分: 2 下载次数: 1

代码说明:

这篇文章主要是概要的阐述了如何使用-quartusⅡ+Modelsim+synplify pro,来设计FPGA系统。-This is a summary of the main article on how to use the-quartus Ⅱ+ Modelsim+ synplify pro, to design FPGA systems.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL ip core的设计,软核的设计方法
    VHDL ip core的设计,软核的设计方法-VHDL core of the design, soft-core design
    2022-06-01 06:05:02下载
    积分:1
  • sobel
    在FPGA中,采用verilog HDL语言实现图像处理算法sobel,仿真实验通过(In the FPGA using verilog HDL language image processing algorithms sobel, simulation experiment)
    2021-01-15 20:58:46下载
    积分:1
  • 基于quartus 的一些程序 都是verilog 还是比较有用的
    基于quartus 的一些程序 都是verilog 还是比较有用的 -Based on some of the procedures Quartus Verilog are still quite useful
    2023-02-23 04:30:03下载
    积分:1
  • at7_ex04
    通过LED闪烁控制器的代码,使用Vivado工具配置定义一个IP核,在用户工程中可随意添加这个IP核作为设计的一部分,如同Vivado自带的IP核一样方便调用和集成。(Through the code of the LED scintillation controller, the Vivado tool is configured to define a IP core, and the IP kernel can be added as part of the design at random in user engineering. It is as convenient to call and integrate as the IP kernel with Vivado.)
    2018-04-09 18:41:52下载
    积分:1
  • VHDL语言教材
    VHDL语言教材-The teaching material of VHDL Language
    2022-02-25 16:17:11下载
    积分:1
  • 用NiosII实现的数字钟,经过本人测试运行正常,开发环境:QuartusII6.0和NiosII IDE6.0...
    用NiosII实现的数字钟,经过本人测试运行正常,开发环境:QuartusII6.0和NiosII IDE6.0-NiosII achieved with digital clock, after I run the normal tests, development environment: QuartusII6.0 and NiosII IDE6.0
    2023-04-12 03:05:04下载
    积分:1
  • pci_lpc_card_7612_0910
    基于PCI总线和LPC接口的POST主板诊断卡代码,已经通过fpga测试可以使用,性能非常稳定。(Based on the PCI bus and LPC POST motherboard diagnostic card code to interface fpga has passed the test can be used, the performance is very stable.)
    2021-04-02 22:59:07下载
    积分:1
  • verilog prescaler for the realization of the odd
    verilog实现的奇数分频器 针对任何规模的奇数分频-verilog prescaler for the realization of the odd-numbered odd-numbered points of any size-frequency
    2022-08-08 15:56:02下载
    积分:1
  • 用Bresenham算法在FPGA上实现小数分频器,verilog编写,计算机图形法...
    用Bresenham算法在FPGA上实现小数分频器,verilog编写,计算机图形法-Bresenham algorithm used in the FPGA to achieve a small number of crossovers, verilog preparation, computer graphics method
    2022-03-11 03:26:38下载
    积分:1
  • FirlterTeam
    数字滤波器组。包含matlab程序和word说明。通过一个低通数字滤波器和多个带通数字滤波器组合成一个滤波器组(Groups of the digital filter. Contains matlab program and word description. Through the combination of a low pass digital filter, and a plurality of band-pass digital filter into a filter bank)
    2013-01-15 20:38:33下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载