登录
首页 » VHDL » a program which divides the clock by 3

a program which divides the clock by 3

于 2022-01-25 发布 文件大小:589.00 B
0 58
下载积分: 2 下载次数: 1

代码说明:

a program which divides the clock by 3

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 一个可编程的间隔定时器的设计,8253要完成的功能,实…
    设计一个可编程间隔定时器,完成8253的功能,实现以下几点要求: 1、 含有3个独立的16位计数器,能够进行3个16位的独立计数。 2、 每一种计数器具有六种工作模式。 3、 能进行二进制/十进制减法计数。 4、 可作定时器或计数器。 -The design of a programmable interval timer, 8253 to complete the function, realize the following requirements: 1, contains three independent 16-bit counter, capable of three independent 16-bit count. 2, each with six counter mode. 3, can be binary/decimal subtraction count. 4, can be used for the timer or counter.
    2022-08-20 11:53:35下载
    积分:1
  • Vhdl_testbench
    vhdl 的testbench编写教程,英文ppt以及源码工程(Write tutorials, as well as English ppt Source of engineering vhdl testbench)
    2016-08-29 10:09:05下载
    积分:1
  • shumaguan
    一个数码管的驱动开发程序,程序完备,可以直接使用,在开发板上使用时注意改变引脚(A digital control of the driver development program, the program is complete, can be used directly, when used in the development of attention to change the pin board)
    2011-02-15 16:46:47下载
    积分:1
  • qiangdaqi
    本程序为四路抢答器verlog HDL语言工程实例。(This program is four Responder verlog HDL language engineering examples.)
    2013-10-30 14:48:21下载
    积分:1
  • sram
    说明:  FPGA 读写 SRAM 存储块,verilog代码(Read and write SRAM memory block and Verilog code in FPGA)
    2019-08-19 16:03:39下载
    积分:1
  • 基于nios ii 控制altera de1 开发板上iic总线实现与at24c02通信
    基于nios ii 控制altera de1 开发板上iic总线实现与at24c02通信-Based on nios ii controlled altera de1 Development Board iic bus for communication with the at24c02
    2022-03-16 00:16:13下载
    积分:1
  • 编码器程序
    用于编码器计数,速度能够达到5ms/1圈,速度很快,而且杂波也很好,能够准确应用。已应用在工程中很多年
    2022-01-25 17:17:23下载
    积分:1
  • fpga_security
    The use of FPGAs for cryptographic applications is highly attractive for a variety of reasons but at the same time there are many open issues related to the general security of FPGAs. This contribution attempts to provide a state-of-the-art description of this topic. First, the advantages of reconfigurable hardware for cryptographic applications are discussed from a systems perspective. Second, potential security problems of FPGAs are described in detail, followed by a proposal of a some countermeasure. Third, a list of open research problems is provided. Even though there have been many contributions dealing with the algorithmic aspects of cryptographic schemes implemented on FPGAs, this contribution appears to be the first comprehensive treatment of system and security aspects.
    2009-05-15 07:09:06下载
    积分:1
  • STM32F407FFT
    使用STM32官方提供的DSP库进行FFT,虽然在使用上有些不灵活(因为它是基4的FFT,所以FFT的点数必须是4^n),但其执行效率确实非常高效,看图1所示的FFT运算效率测试数据便可见一斑。该数据来自STM32 DSP库使用文档(. Using the official DSP library provided by STM32 for FFT is not flexible in use (because it is the FFT of base 4, so the number of FFT points must be 4 ^ n), but its execution efficiency is really very efficient, as can be seen from the test data of FFT operation efficiency shown in Figure 1. This data comes from STM32 DSP library usage document)
    2020-06-20 19:00:02下载
    积分:1
  • shuzizhongsheji
    有用的数字钟设计文档,有秒表、闹钟等模块,希望对大家有用!(JUST LEARN FROM IT!!ENJOY!)
    2013-07-18 11:02:24下载
    积分:1
  • 696518资源总数
  • 104313会员总数
  • 30今日下载