登录
首页 » VHDL » This application note explains the process of eveloping and debugging a hardware...

This application note explains the process of eveloping and debugging a hardware...

于 2022-01-23 发布 文件大小:1.13 MB
0 67
下载积分: 2 下载次数: 1

代码说明:

This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.-This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • divf_even
    基于FPGA cyclone2的偶数分频模块,可实现自定义分频数(Based on FPGA cyclone2 even number of frequency divider module, custom frequency divider can be realized.)
    2018-11-06 12:11:46下载
    积分:1
  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    2022-06-13 02:00:08下载
    积分:1
  • VHDL
    Project manager is reak vhdl old man
    2015-09-10 10:06:28下载
    积分:1
  • youmui_v20
    ICA (Principal Component Analysis) algorithm and procedures, GSM is GMSK modulation signal generation, On neural network control.
    2017-09-01 20:51:26下载
    积分:1
  • 基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用...
    基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用-VHDL based on the RS232 communication procedures, including complete source code, locking pin, as well as download files documents can be directly downloaded using
    2023-07-14 19:45:03下载
    积分:1
  • FPGA的设计流程手册
    FPGA设计流程指南 介绍基本的设计方法-FPGA Design Process Manual
    2022-08-14 04:24:11下载
    积分:1
  • DDR(双速率)SDRAM控制器参考设计,xilinx提供
    DDR(双速率)SDRAM控制器参考设计,xilinx提供-DDR (double data rate) SDRAM controller reference design for Xilinx
    2022-11-19 10:30:03下载
    积分:1
  • 48_4.12
    网络通信中的MII接口 通常将4位nibble数据送出,此程序将4位数据组合成8位数据并行输出(8比特==1个字节)。。完全可用 同时包含84转换(The MII network interface usually sent four nibble data, this procedure will be 4-bit data into 8-bit parallel output data (8 bits == 1 byte). . Completely available at the same time contains 84 conversion)
    2009-04-21 13:43:45下载
    积分:1
  • OFDM-Verilog
    基于FPGA的OFDM的实现,Verilog语言。(OFDM based on FPGA,by Verilog)
    2021-02-03 20:59:58下载
    积分:1
  • Image-Interpolation-Algorithm
    文档包括双线性插值算法和最近邻域算法的详细介绍,以及算法的相关计算。(Documentation includes bilinear interpolation algorithm and the nearest neighbor algorithm which is described in detail, as well as algorithms related calculations.)
    2020-06-30 21:40:01下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载