登录
首页 » VHDL » Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

于 2022-06-13 发布 文件大小:4.60 kB
0 61
下载积分: 2 下载次数: 1

代码说明:

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Motion_control
    基于FPGA的运动控制系统设计,包含位置、速度控制等(motion control)
    2020-11-29 13:09:28下载
    积分:1
  • 16*16点阵显示”北京欢迎"
         提供2个VHDL程序实现键盘显示的功能,第一个是16*16点阵显示“北京欢迎”,用VHDL语言编程实现,串烧在单片机实验工具箱上,让单片机点阵键盘上依次显示“北京欢迎”的字样。另附有LED数码管循环显示0~9数字的VHDL程序 ,成功串烧后,键盘上连续显示0~9这10个数字。
    2022-08-03 09:36:55下载
    积分:1
  • With VHDL Design and Implementation of the multi
    用vhdl设计实现的多功能电子钟,可有日历,闹钟,修改等多种功能-With VHDL Design and Implementation of the multi-functional electronic bell, can have a calendar, alarm clock, to amend a variety of functions such as
    2022-03-11 03:55:41下载
    积分:1
  • CPU_Verilog
    此代码完成了流水线CPU的设计。其中有ALU,控制模块,UART等verilog代码。(This code completes the design of pipelined CPU)
    2017-07-06 19:45:33下载
    积分:1
  • cntl_ddr3(xilinx)
    xilinx ddr3最新VHDL代码,通过调试(xilinx ddr3 latest VHDL code through debugging)
    2007-12-05 23:03:10下载
    积分:1
  • 阶梯波程序
    LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY ladder IS PORT(clk,reset:IN STD_LOGIC;
    2023-07-31 13:05:03下载
    积分:1
  • LATTICE_ASYNFIFO
    LATTICE FPGA FIFO 程序例程,工程详细,全部源代码上传 (LATTICE FPGA FIFO routine, detailed engineering, all source code uploaded)
    2013-09-09 11:10:01下载
    积分:1
  • NAND flash控制器VHDL代码
    该资料为基于FPGA 的NAND flash控制器研究,语言为VHDL,代码已通过仿真验证
    2022-01-25 21:00:37下载
    积分:1
  • N-bits-by-M-bits
    这是一个verilog代码实现的常用乘法器。设计的是通用N比特乘M比特的二进制乘法器(This is a common multiplier verilog code. Design of a generic N bits by M bits of the binary multiplier)
    2013-10-05 19:44:52下载
    积分:1
  • CPLD
    基于CPLD 的光电脉冲码盘 信号四倍频电路设计-CPLD-based electro-optical pulse encoder signals four multiplier circuit design
    2022-08-10 19:02:11下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载