登录
首页 » VHDL » 4. If a modified source code is distributed, the original unmodified

4. If a modified source code is distributed, the original unmodified

于 2022-01-21 发布 文件大小:1.74 kB
0 127
下载积分: 2 下载次数: 1

代码说明:

4. If a modified source code is distributed, the original unmodified -- source code must also be included (or a link to the Free IP web -- site). In the modified source code there must be clear -- identification of the modified version.-4. If a modified source code is distributed, the original unmodified-- source code must also be included (or a link to the Free IP web-- site). In the modified source code there must be clear-- identification of the modified version.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CMOS 全加法器能量高效算术应用程序
    在电子产品中,加法器是一种数字电路,执行加法的数字。在许多计算机和其他种类的处理器,加法器使用不仅在算术逻辑单元(s),而且其他地方的处理器,
    2022-11-13 21:20:04下载
    积分:1
  • VHDL2verilog的程序,相信对大家很有帮助
    VHDL2verilog的程序,相信对大家很有帮助-VHDL2verilog procedures, I believe very helpful to everyone
    2022-03-24 03:20:31下载
    积分:1
  • 用Matlab编写fft
    说明:  在MATLAB下自编实现快速傅里叶分析,(Fast fft own procedures, faster than the system call fft slowe)
    2020-06-23 09:00:02下载
    积分:1
  • DisplayPort Link training optimization
    说明:  介绍了Displayport规格中lind training的背景研究,设计和实现。(As the requirement for bandwidth continues to increase in the video market, retaining the signal integrity becomes increasingly more difficult. For many of todays commonly used video interfaces, there are devices that can be used to assist in this matter. However, the use of such a device is only partially documented in the DisplayPort specification for the receiving image device, which means that the receiving side of the video link is free to choose its own implementation. This report presents, together with background research and design decisions, a suggestion for such an implementation. This implementation would need to be compatible towards a wide range of possible video Source devices and DisplayPort cables.)
    2021-01-11 16:48:49下载
    积分:1
  • prac2
    VHDL implementation using mouse and monitor
    2009-06-28 20:10:56下载
    积分:1
  • vhdl_course_tw_CIC
    台湾IC中心VHDL讲义,内容详细,适合IC前端设计参考(Taiwan s IC Center VHDL handouts, detailed reference design for front-end IC)
    2011-01-10 19:06:38下载
    积分:1
  • gundong
    说明:  通过按键输入学号,并循环显示: 电路功能描述:通过Ego1上的按键输入自己的学号(8位10进制数),并存储在32位的寄存器中;8位10进制数输入完成后,实现滚动显示效果。(Enter the student number by pressing the key, and display it in a cycle: Circuit function description: input one's own student number (8-digit decimal number) through the key on ego1, and store it in 32-bit register; after the completion of 8-digit decimal number input, the scrolling display effect is realized.)
    2020-12-19 16:09:10下载
    积分:1
  • CODE_VHDL_COUNTING 0 到 9,使用按钮 (Đếm 慈 0 đến 9 hiển 施耐 1 带领 7 đoạn sử dụng nút nhấn để điều khiển)
    CODE_VHDL_COUNTING 0 到 9,使用按钮 (Đếm 慈 0 đến 9 hiển 施耐 1 带领 7 đoạn sử dụng nút nhấn để điều khiển) Với bài này tôi sử dụng một nút nhất để một nút nhấn đế bắt đầu đếm dữ liệu 将重置。
    2022-07-25 16:14:59下载
    积分:1
  • 曼彻斯特编码技术用电压的变化表示0和1。规定在每个码元中间发生跳变。高→ 低的跳变表示0,低→ 高的跳变表示为1。每个码元中间都要发生跳变,接收端可将此变化提取...
    曼彻斯特编码技术用电压的变化表示0和1。规定在每个码元中间发生跳变。高→ 低的跳变表示0,低→ 高的跳变表示为1。每个码元中间都要发生跳变,接收端可将此变化提取出来作为同步信号,使接收端的时钟与发送设备的时钟保持一致-Manchester coding techniques that use voltage changes in 0 and 1. Provisions in the middle of each symbol hopping happen. High → low hopping express 0, low → high jump for the express one. Symbol between each transition must happen, this change in the receiver can be extracted as a synchronization signal to the receiving end of the clock and send the equipment to maintain the same clock
    2023-06-17 15:30:03下载
    积分:1
  • hbf
    half band filter code
    2015-03-30 18:24:44下载
    积分:1
  • 696518资源总数
  • 106268会员总数
  • 10今日下载