登录
首页 » VHDL » 4. If a modified source code is distributed, the original unmodified

4. If a modified source code is distributed, the original unmodified

于 2022-01-21 发布 文件大小:1.74 kB
0 51
下载积分: 2 下载次数: 1

代码说明:

4. If a modified source code is distributed, the original unmodified -- source code must also be included (or a link to the Free IP web -- site). In the modified source code there must be clear -- identification of the modified version.-4. If a modified source code is distributed, the original unmodified-- source code must also be included (or a link to the Free IP web-- site). In the modified source code there must be clear-- identification of the modified version.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Microcomputer-Principle
    该书介绍了英特尔的80x86CPU和一些串行通信芯片,以及汇编语言。(The book introduces the Intel 80x86CPU and some serial communications chip, and assembly language.)
    2013-07-27 14:55:25下载
    积分:1
  • 一个可以使用的RocketI/O开发实例。基于Xilinx FPGA Virtex5平台。
    一个可以使用的RocketI/O开发实例。基于Xilinx FPGA Virtex5平台。-One can use RocketI/O development example. Based on Xilinx FPGA Virtex5 platform.
    2022-02-12 14:18:54下载
    积分:1
  • hbf
    half band filter code
    2015-03-30 18:24:44下载
    积分:1
  • PCI_SEND
    通过PCI数据传输总线,实现PC到PCI板卡的高速数据传输,PCI总线使用9054芯片进行总线协议的转换(Realizing data transmission of PCI)
    2017-12-11 14:34:00下载
    积分:1
  • qam_64
    64QAM调制,采用硬件语言verilog实现,其中调用了DDS的IP核(64QAM modulation, using language verilog hardware implementation, which is called the IP core of the DDS)
    2021-03-02 23:29:33下载
    积分:1
  • 实现了简单的电子表功能,是24小时,用VHDL所编写的,quartus ii 7.2...
    实现了简单的电子表功能,是24小时,用VHDL所编写的,quartus ii 7.2-To achieve a simple spreadsheet functions, is 24 hours, using VHDL prepared, quartus ii 7.2
    2023-05-19 01:30:03下载
    积分:1
  • Ver_I2C_eeprom
    用verilog编写的I2C——E2PROM模型。适用于各种型号的E2PROM,代码内部有参数可选。(Written in verilog I2C- E2PROM model. E2PROM, the internal code applicable to various types of optional parameters.)
    2013-04-10 16:14:03下载
    积分:1
  • vhdlsource
    用verilog hdl编写的一些例程,包括加法器/减法器等等,例子较多就不一一列举了(Verilog hdl prepared with some routines, including the adder/subtraction, etc., for example, more is not to enumerate the)
    2007-11-30 15:56:27下载
    积分:1
  • mdio
    用VIVADO软件编写的,实现以太网芯片88E1510中的mdio控制模块代码,并且含有VIO仿真文件(Written in VIVADO software, the realization of the Ethernet chip 88 e1510 mdio control module of code, and contains the VIO simulation file)
    2020-09-16 14:37:55下载
    积分:1
  • dualportram_vhdl
    采用VHDL硬件描述语言实现的双口径RAM块存储器的初始化(VHDL hardware description language using the dual-caliber RAM block memory initialization)
    2010-06-17 10:22:47下载
    积分:1
  • 696518资源总数
  • 104313会员总数
  • 30今日下载