登录
首页 » VHDL » 曼彻斯特编码技术用电压的变化表示0和1。规定在每个码元中间发生跳变。高→ 低的跳变表示0,低→ 高的跳变表示为1。每个码元中间都要发生跳变,接收端可将此变化提取...

曼彻斯特编码技术用电压的变化表示0和1。规定在每个码元中间发生跳变。高→ 低的跳变表示0,低→ 高的跳变表示为1。每个码元中间都要发生跳变,接收端可将此变化提取...

于 2023-06-17 发布 文件大小:88.68 kB
0 67
下载积分: 2 下载次数: 1

代码说明:

曼彻斯特编码技术用电压的变化表示0和1。规定在每个码元中间发生跳变。高→ 低的跳变表示0,低→ 高的跳变表示为1。每个码元中间都要发生跳变,接收端可将此变化提取出来作为同步信号,使接收端的时钟与发送设备的时钟保持一致-Manchester coding techniques that use voltage changes in 0 and 1. Provisions in the middle of each symbol hopping happen. High → low hopping express 0, low → high jump for the express one. Symbol between each transition must happen, this change in the receiver can be extracted as a synchronization signal to the receiving end of the clock and send the equipment to maintain the same clock

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sphere-decoding-modulation-by-QAM
    16QAM,64QAM,256QAM调制下的球形译码(16QAM, 64QAM, 256QAM modulation sphere decoding)
    2021-03-31 18:29:09下载
    积分:1
  • softdemodulation-of-8psk
    讲述软解调很不错的一片文档,主要阐述的是8PSK的软解调FPGA实现,但对8PSK的软解调原理阐述很清楚,没有多余的东西,但需要注意其中各个调制符号点得顺序。(About soft demodulation of a document is very good, mainly on the soft 8PSK demodulation FPGA, but soft 8PSK demodulation principle describes very clearly, no extra stuff, but need to pay attention to the point where each modulation symbol was in order.)
    2014-06-03 14:12:05下载
    积分:1
  • The-NIOSII-detailed-tutorial
    黑金动力原创nios ii教程,介绍了硬件、软件开发流程,提供了led、中断、串口、rtc、spi、iic、定时器等十多个实验的详细介绍(Alinx original nios ii tutorial, this paper introduces the hardware and software development process, and provides led, interrupt, a serial port, the RTC, spi, iic, timer and so on more than a dozen experiments in detail)
    2020-12-08 15:09:21下载
    积分:1
  • EDA 双向端口的输入输出程序 快点来下在啊
    EDA 双向端口的输入输出程序 快点来下在啊 -EDA port bi-directional input and output procedures to hurry up in the ah
    2022-04-22 18:44:53下载
    积分:1
  • 1024
    1024点FFT快速傅立叶变换,(vhdl代码)-1024-point FFT vhdl
    2022-04-25 16:04:00下载
    积分:1
  • textiowrite
    quartus ii 环境下,一个完整的利用TEXTIO仿真的源代码,包括读数据文件和输出数据到文件。(Under quartus ii environment, a complete simulation using TEXTIO source code, including reading data files and output data to a file.)
    2014-02-03 23:56:30下载
    积分:1
  • RISC CPU IP CORE can be used to direct the development and application of the pr...
    RISC CPU IP CORE 可以用于直接的工程开发应用 有详细的说明书-RISC CPU IP CORE can be used to direct the development and application of the project has a detailed brochure
    2023-02-24 21:15:03下载
    积分:1
  • vsim
    flii adder wave form 3
    2015-04-27 20:02:44下载
    积分:1
  • fpga0023202323
    FPGA时序分析说明。对于高速时钟设计中的时序分析与约束有帮助(FPGA,TIME)
    2010-11-01 15:49:34下载
    积分:1
  • cic_compiler_ds613
    说明:  国外的CIC补偿滤波器设计文件,非常有用(Abroad, CIC compensation filter design files, very useful)
    2010-03-21 13:56:49下载
    积分:1
  • 696518资源总数
  • 104388会员总数
  • 18今日下载