-
2018年Linux系统安全检查、加固shell脚本
2018年最新Linux系统安全检查、系统加固shell脚本，可过三级等保脚本。
- 2020-12-06下载
- 积分：1
-
基于BP神经网络整定的PID控制
基于BP神经网络整定的PID控制基于BP神经网络整定的PID控制基于BP神经网络整定的PID控制
- 2021-05-07下载
- 积分：1
-
verilog_IEEE官方标准手册-2005_IEEE_P1364
The Verilog® Hardware Description Language (Verilog HDL) became an IEEE standard in 1995 as IEEEStd 1364-1995. It was designed to be simple, intuitive, and effective at multiple levels of abstraction in astandard textual format for a variety of design tools, including verification simulation, timiThe clear directive from the users for these three task forces was to start by solving some of the followingproblemsConsolidate existing IeeE Std 1364-1995Verilog generate statementMulti-dimensional arraysEnhanced Verilog file i/oRe-entrant tasksStandardize Verilog configurationsEnhance timing representationEnhance the vpi routinesAchievementsOver a period of four years the 1364 Verilog Standards Group(vsg) has produced five drafts of the lrmThe three task forces went through the EEe Std 1364-1995 lRM very thoroughly and in the process of consolidating the existing Lrm have been able to provide nearly three hundred clarifications and errata for theBehavioral, ASIC, and PLI sections. In addition, the vsg has also been able to agree on all the enhance-ments that were requested (including the ones stated above)Three new sections have been added. Clause 13, "Configuring the contents of a design, deals with configuration management and has been added to facilitate both the sharing of verilog designs between designersand/or design groups and the repeatability of the exact contents of a given simulation session Clause 15Timing checks, "has been broken out of Clause 17, "System tasks and functions, "and details more fullhow timing checks are used in specify blocks. Clause 16, "Backannotation using the Standard Delay Format(SDF), addresses using back annotation(IEEE Std 1497-1999)within IEEE Std 1364-2001Extreme care has been taken to enhance the vpi routines to handle all the enhancements in the behavioraland other areas of the lrm. minimum work has been done on the pli routines and most of the work hasbeen concentrated on the vpi routines. Some of the enhancements in the vpi are the save and restart simu-lation control, work area access, error handling, assign/deassign and support for array of instances, generateand file 1/0Work on this standard would not have been possible without funding from the cas society of the ieee andOpen verilog InternationalThe IEEE Std 1364-2001 Verilog standards Group organizationMany individuals from many different organizations participated directly or indirectly in the standardizationprocess. The main body of the Ieee Std 1364-2001 working group is located in the United States, with asubgroup in Japan (EIAJ/1364HDL)The members of the IEEE Std 1364-2001 working group had voting privileges and all motions had to beapproved by this group to be implemented the three task forces focused on their specific areas and theirrecommendations were eventually voted on by the Ieee Std 1364-2001 working group
- 2020-12-11下载
- 积分：1
-
《粒子滤波原理及Matlab应用 》程序代码
黄小平编著的《粒子滤波原理及应用》——Matlab仿真书中代码。本书主要介绍粒 子滤波的基原理及其在非线性系统中应用。为方便读者快速掌握本书主要介绍粒 子滤波的基原理及其在非线性系统中应用。为方便读者快速掌握本书主要介绍粒 子滤波的基原理及其在非线性系统中应用。为方便读者快速掌握本书主要介绍粒 子滤波的基原理及其在非线性系统中应用。为方便读者快速掌握本书主要介绍粒 子滤波的基原理及其在非线性系统中应用。为方便读者快速掌握本书主要介绍粒 子滤波的基原理及其在非线性系统中应用。为方便读者快速掌握本书主要介绍粒 子滤波的基原理及其在非线性系统中应用。为方便读者快速掌握本书主要介绍粒 子滤波的基原理及
- 2020-12-04下载
- 积分：1
-
arcgis标准分幅图制作教程
arcgis标准分幅图制作教程，在arcgis中如何制作标准分幅图纸等均有图文。
- 2020-03-06下载
- 积分：1
-
Realtek-RTD2660源代码源程序-适用于7至19寸
Realtek-RTD2660源代码源程序-适用于7至19寸
- 2020-12-11下载
- 积分：1
-
用matlab的gui编的处理实验数据的小程序
主要是对测试数据进行分析，dat或txt格式读取，xsl格式输出界面中显示处理的数据结果
- 2020-12-09下载
- 积分：1
-
Unity LBS 高德瓦片地图
【实例简介】unity 跨平台（PC,Android ,IOS）实现高德地图加载
- 2021-11-08 00:34:37下载
- 积分：1
-
RBF 源代码
实现RBF预测的matlab 源代码已含数据预处理部分
- 2021-05-06下载
- 积分：1
-
webView长按点击下载图片
一个简单的webView下载图片demo,下载后的图片可以在图库中进行查看
- 2020-12-10下载
- 积分：1
